Realistic Fault Modeling and Extraction of Multiple Bridging and Break Faults

Fault sets that accurately describe physical failures are required for efficient pattern generation and fault coverage evaluation. The fault model presented in this paper uniquely describes all structural changes in the transistor net list that can be caused by spot defects, including bridging faults that connect more than two nets, break faults that break a net into more than two parts, and compound faults. The developed analysis method extracts the comprehensive set of realistic faults from the layout of CMOS ICs and for each fault computes the probability of occurrence. The results obtained by the tool REFLEX show that bridging faults connecting more than two nets account for a significant portion of all faults and cannot be neglected.

[1]  F. J. Ferguson,et al.  SOME FUTURE DIRECTIONS IN FAULT MODELING AND TEST PATTERN GENERATION RESEARCH , 1992 .

[2]  John K. Ousterhout,et al.  Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Charles H. Stapper,et al.  Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[4]  Tracy Larrabee,et al.  Testing CMOS logic gates for: realistic shorts , 1994, Proceedings., International Test Conference.

[5]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[6]  C. H. Stapper.  Fault simulation programs for integrated-circuit yield estimations , 1989 .

[7]  Richard D. Eldred.  Test routines based on symbolic logical statements , 1958, ACM '58.

[8]  Jochen A. G. Jess,et al.  A net-oriented method for realistic fault analysis , 1993, ICCAD.

[9]  Francesco Corsi,et al.  Critical areas for finite length conductors , 1992 .

[10]  Wojciech Maly,et al.  Layout-driven test generation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[11]  A. P. Stroele,et al.  Optimization of deterministic test sets using an estimation of product quality , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).

[12]  John P. Hayes,et al.  High-level test generation using physically-induced faults , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[13]  Sy-Yen Kuo,et al.  YOR: a yield-optimizing routing algorithm by minimizing critical areas and vias , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Marcel Jacomet,et al.  Fantestic: towards a powerful fault analysis and test pattern generator for integrated circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[15]  Jeffrey D Ullma.  Computational Aspects of VLSI , 1984 .

[16]  Michele Favalli,et al.  Test pattern generation for I/sub DDQ/: increasing test quality , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[17]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..

[18]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[19]  Jochen A. G. Jess,et al.  Probability analysis for CMOS floating gate faults , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[20]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[21]  Duncan M. Walker.  Yield simulation for integrated circuits , 1987 .

[22]  F. Joel Ferguson,et al.  Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[23]  G. Spiegel.  Fault probabilities in routing channels of VLSI standard cell designs , 1994, Proceedings of IEEE VLSI Test Symposium.

[24]  Dong Sam Ha,et al.  SOPRANO: an efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuits , 1991, DAC '90.