Critical area based yield modeling on an advanced microprocessor design

Critical area analysis was performed on a complex microprocessor design. (>1 Gbyte GDS file). The following applications of critical area analysis are demonstrated: yield partitioning by process layer, yield partitioning by layout block, and design for manufacturability. Advanced features such as netlist extraction, layer shift operation, and geometric expansion compared to Monte Carlo critical area extraction are discussed.

[1]  N. Sridhar,et al.  Application of defect inspection in development of 0.25 and 0.18 micron technology , 1999, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat No.99CH36314).

[2]  Ron Ross,et al.  Impact of simulation parameters on critical area analysis , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[3]  C. H. Stapper,et al.  Integrated circuit yield management and yield analysis: development and implementation" ieee trans , 1995 .

[4]  Yeng Peng,et al.  Layer yield estimation based on critical area and electrical defect monitor data , 1999, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat No.99CH36314).

[5]  Gerard A. Allan.  A comparison of efficient dot throwing and shape shifting extra material critical area estimation , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).