On testing of interconnect open defects in combinational logic circuits with stems of large fanout
暂无分享,去创建一个
[1] Srikanth Venkataraman,et al. A technique for logic fault diagnosis of interconnect open defects , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[2] Michel Renovell,et al. Electrical analysis and modeling of floating-gate fault , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Irith Pomeranz,et al. Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Wojciech Maly,et al. Physically realistic fault models for analog CMOS neural networks , 1991 .
[5] Haluk Konuk. Voltage- and current-based fault simulation for interconnect open defects , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] R. L. Wadsack,et al. Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.
[7] Wojciech Maly,et al. Testing oriented analysis of CMOS ICs with opens , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[8] Irith Pomeranz,et al. On the detection of reset faults; in synchronous sequential circuits , 1997, Proceedings Tenth International Conference on VLSI Design.
[9] Tracy Larrabee,et al. Charge-based fault simulation for CMOS network breaks , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Michele Favalli,et al. Modeling of broken connections faults in CMOS ICs , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.
[11] F. Joel Ferguson,et al. Sandia National Labs , 2022 .
[12] Kenneth M. Thompson. Intel and the Myths of Test , 1996, IEEE Des. Test Comput..
[13] Antonio Rubio,et al. Electrical model of the floating gate defect in CMOS ICs: implications on IDDQ testing , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] F. Joel Ferguson,et al. Oscillation and sequential behavior caused by interconnect opens in digital CMOS circuits , 1997, Proceedings International Test Conference 1997.
[15] F. Joel Ferguson,et al. An unexpected factor in testing for CMOS opens: the die surface , 1996, Proceedings of 14th VLSI Test Symposium.
[16] Jochen A. G. Jess,et al. On accurate modeling and efficient simulation of CMOS opens , 1993, Proceedings of IEEE International Test Conference - (ITC).