On Complexity, Energy- and Implementation-Efficiency of Channel Decoders
暂无分享,去创建一个
Heinrich Meyr | Frank Kienle | Norbert Wehn | H. Meyr | N. Wehn | F. Kienle
[1] Norbert Wehn,et al. Evaluation of High Throughput Turbo-Decoder Architectures , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[2] C.H. van Berkel,et al. Multi-core for mobile phones , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[3] Norbert Wehn,et al. A synthesizable IP core for WiMedia 1.5 UWB LDPC code decoding , 2009, 2009 IEEE International Conference on Ultra-Wideband.
[4] Jean-Luc Danger,et al. Lambda-Min Decoding Algorithm of Regular and Irregular LDPC Codes , 2003 .
[5] Naresh R. Shanbhag,et al. Architecture-aware low-density parity-check codes , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[6] In-Cheol Park,et al. A unified parallel radix-4 turbo decoder for mobile WiMAX and 3GPP-LTE , 2009, 2009 IEEE Custom Integrated Circuits Conference.
[7] Xin-Yu Shih,et al. An 8.29 mm$^{2}$ 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 $\mu$m CMOS Process , 2008, IEEE Journal of Solid-State Circuits.
[8] Pascal Urard,et al. A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite-Transmission Portable Devices , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[9] F. Catthoor,et al. Data transfer and storage exploration for real-time implementation of a digital audio broadcast receiver on a Trimedia processor , 2002, Proceedings. 15th Symposium on Integrated Circuits and Systems Design.
[10] Vincent Berg,et al. Low cost LDPC decoder for DVB-S2 , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[11] Jan M. Rabaey,et al. Low Power Design Essentials , 2009, Series on Integrated Circuits and Systems.
[12] Naresh R. Shanbhag,et al. Low-power VLSI decoder architectures for LDPC codes , 2002, ISLPED '02.
[13] Norbert Wehn,et al. A 150Mbit/s 3GPP LTE Turbo code decoder , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[14] Norbert Wehn,et al. A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[15] A. Burg,et al. Design and Optimization of an HSDPA Turbo Decoder ASIC , 2009, IEEE Journal of Solid-State Circuits.
[16] Qiuting Huang,et al. A 390Mb/s 3.57mm2 3GPP-LTE turbo decoder ASIC in 0.13µm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[17] M. Bickerstaff,et al. A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[18] End Semester Mtec. DIGITAL COMMUNICATION RECEIVERS , 2013 .
[19] Joseph R. Cavallaro,et al. Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder , 2011, Integr..
[20] Stefano Galli. On the Fair Comparison of FEC Schemes , 2010, 2010 IEEE International Conference on Communications.
[21] Kwyro Lee,et al. Design of dividable interleaver for parallel decoding in turbo codes , 2002 .
[22] Frank Kienle,et al. A novel LDPC decoder for DVB-S2 IP , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.