Design and Investigation of a Dual Material Gate Arsenic Alloy Heterostructure Junctionless TFET with a Lightly Doped Source

[1]  J. Kim,et al.  Double-Gate TFET With Vertical Channel Sandwiched by Lightly Doped Si , 2019, IEEE Transactions on Electron Devices.

[2]  C. Shin,et al.  Random Variation Analysis and Variation-Aware Design of Symmetric Tunnel Field-Effect Transistor , 2015, IEEE Transactions on Electron Devices.

[3]  Hongxia Liu,et al.  Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate , 2017, Nanoscale Research Letters.

[4]  Leakage current reduction in junctionless tunnel FET using a lightly doped source , 2015 .

[5]  D. De,et al.  Simulation and comparative study on analog/RF and linearity performance of III–V semiconductor-based staggered heterojunction and InAs nanowire(nw) Tunnel FET , 2019 .

[6]  Zhaonian Yang.  Tunnel Field-Effect Transistor With an L-Shaped Gate , 2016, IEEE Electron Device Letters.

[7]  B. Bhowmick,et al.  Impact of interface traps on performance of Gate-on-Source/Channel SOI TFET , 2019, Microelectronics Reliability.

[8]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[9]  S. S. Chauhan,et al.  Investigation of RF and linearity performance of electrode work‐function engineered HDB vertical TFET , 2019, Micro & Nano Letters.

[10]  Seyed Ali Sedigh Ziabari,et al.  Improved performance of nanoscale junctionless tunnel field-effect transistor based on gate engineering approach , 2016 .

[11]  Y. Yu,et al.  Impact of Quantum Confinement on Band-to-Band Tunneling of Line-Tunneling Type L-Shaped Tunnel Field-Effect Transistor , 2019, IEEE Transactions on Electron Devices.

[12]  C. Shin,et al.  Symmetric tunnel field-effect transistor (S-TFET) , 2015 .

[13]  D. Esseni,et al.  Operation and Design of van der Waals Tunnel Transistors: A 3-D Quantum Transport Study , 2016, IEEE Transactions on Electron Devices.

[14]  M. Fathipour,et al.  Improvement of electrical performance in junctionless nanowire TFET using hetero-gate-dielectric , 2017 .

[15]  Dheeraj Sharma,et al.  A Charge-Plasma-Based Dielectric-Modulated Junctionless TFET for Biosensor Label-Free Detection , 2017, IEEE Transactions on Electron Devices.

[16]  Chandan Kumar Sarkar,et al.  RF and analogue performance investigation of DG tunnel FET , 2013 .

[17]  Sola Woo,et al.  Covered Source–Channel Tunnel Field-Effect Transistors With Trench Gate Structures , 2019, IEEE Transactions on Nanotechnology.

[18]  C. O. Chui,et al.  Variability Impact of Random Dopant Fluctuation on Nanoscale Junctionless FinFETs , 2012, IEEE Electron Device Letters.

[19]  Bahniman Ghosh,et al.  Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET) , 2013 .

[20]  Hraziia,et al.  30-nm Tunnel FET With Improved Performance and Reduced Ambipolar Current , 2011, IEEE Transactions on Electron Devices.

[21]  B. Bhowmick,et al.  Performance evaluation of hetero-stacked TFET for variation in lateral straggle and its application as digital inverter , 2018, Applied Physics A.

[22]  Anju,et al.  Investigation of gate material engineering in junctionless TFET to overcome the trade-off between ambipolarity and RF/linearity metrics , 2017 .

[23]  A junctionless tunnel field effect transistor with low subthreshold slope , 2013 .

[24]  S. Mantl,et al.  Benchmarking of Homojunction Strained-Si NW Tunnel FETs for Basic Analog Functions , 2017, IEEE Transactions on Electron Devices.

[25]  Gerhard Klimeck,et al.  Alloy Engineered Nitride Tunneling Field-Effect Transistor: A Solution for the Challenge of Heterojunction TFETs , 2019, IEEE Transactions on Electron Devices.

[26]  Shivendra Yadav,et al.  A comparative investigation of low work‐function metal implantation in the oxide region for improving electrostatic characteristics of charge plasma TFET , 2019, Micro & Nano Letters.

[27]  Wei Wang,et al.  Design of U-Shape Channel Tunnel FETs With SiGe Source Regions , 2014, IEEE Transactions on Electron Devices.

[28]  Bhagwan Ram Raad,et al.  A New Design Approach of Dopingless Tunnel FET for Enhancement of Device Characteristics , 2017, IEEE Transactions on Electron Devices.

[29]  Seyed Ali Sedigh Ziabari,et al.  Gate engineered heterostructure junctionless TFET with Gaussian doping profile for ambipolar suppression and electrical performance improvement , 2017 .

[30]  A. Sarkar,et al.  Investigation of analog/RF performance of staggered heterojunctions based nanowire tunneling field-effect transistors , 2015 .

[31]  Z. Ahangari.  Design and analysis of energy efficient semi-junctionless n+n+p heterojunction p-channel tunnel field effect transistor , 2019, Materials Research Express.

[32]  Hongxia Liu,et al.  Symmetric U-Shaped Gate Tunnel Field-Effect Transistor , 2017, IEEE Transactions on Electron Devices.

[33]  Seyed Saleh Ghoreishi,et al.  A computational study of a carbon nanotube junctionless tunneling field-effect transistor (CNT-JLTFET) based on the charge plasma concept , 2019, Superlattices and Microstructures.

[34]  S. Koester,et al.  Ab-Initio Simulation of van der Waals MoTe2–SnS2 Heterotunneling FETs for Low-Power Electronics , 2015, IEEE Electron Device Letters.

[35]  Woo Young Choi,et al.  Demonstration of L-Shaped Tunnel Field-Effect Transistors , 2016, IEEE Transactions on Electron Devices.

[36]  M. J. Kumar,et al.  Doping-Less Tunnel Field Effect Transistor: Design and Investigation , 2013, IEEE Transactions on Electron Devices.

[37]  Mohd Rizwan Uddin Shaikh,et al.  Drain-Engineered TFET With Fully Suppressed Ambipolarity for High-Frequency Application , 2019, IEEE Transactions on Electron Devices.

[38]  Hongxia Liu,et al.  Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor , 2018, Nanoscale Research Letters.