Digital on-chip measurement circuit for built-in phase noise testing

This paper presents a digital on-chip measurement circuit for built-in phase noise evaluation of analog/IF signals. The technique relies on 1-bit acquisition and on-the-fly processing to compute a digital signature related to the phase noise level present in the analog signal. In order to minimize the required hardware resources, the circuit is designed with a semipipeline architecture and modular arithmetic. It has been implemented for validation on a FPGA-based platform. Experimental measurements on both a synthesized signal and the IF output of a silicon tuner demonstrate a very good agreement with the conventional external technique.

[1]  Kamilo Feher,et al.  Telecommunications Measurements, Analysis, and Instrumentation , 1987 .

[2]  L. Peregrino,et al.  Time domain analysis and its practical application to the measurement of phase noise and jitter , 1996, Quality Measurement: The Indispensable Bridge between Theory and Reality (No Measurements? No Science! Joint Conference - 1996: IEEE Instrumentation and Measurement Technology Conference and IMEKO Tec.

[3]  L. Angrisani,et al.  A digital signal-processing approach for phase noise measurement , 2000, Proceedings of the 17th IEEE Instrumentation and Measurement Technology Conference [Cat. No. 00CH37066].

[4]  Edgar Sánchez-Sinencio,et al.  On-chip spectrum analyzer for built-in testing analog ICs , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Leopoldo Angrisani,et al.  Evaluating phase noise power spectrum with variable frequency resolution , 2004, IEEE Transactions on Instrumentation and Measurement.

[6]  S. Stein,et al.  Direct-digital phase-noise measurement , 2004, Proceedings of the 2004 IEEE International Frequency Control Symposium and Exposition, 2004..

[7]  Sule Ozev,et al.  A Robust, Self-Tuning CMOS Circuit for Built-in Go/No-Go Testing of Synthesizer Phase Noise , 2006, 2006 IEEE International Test Conference.

[8]  W. Khalil,et al.  A Self-Calibrated On-Chip Phase-Noise Measurement Circuit With $-$75 dBc Single-Tone Sensitivity at 100 kHz Offset , 2007, IEEE Journal of Solid-State Circuits.

[9]  Waleed Khalil,et al.  A Self-Calibrated On-chip Phase-Noise-Measurement Circuit with -75dBc Single-Tone Sensitivity at 100kHz Offset , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Emad Hegazi,et al.  Digital on-chip phase noise measurement , 2009, 2009 4th International Design and Test Workshop (IDT).

[11]  W. Rippard,et al.  Time domain measurement of phase noise in a spin torque oscillator , 2009, 0904.1214.

[12]  Mani Soma,et al.  A digital method for phase noise measurement , 2012, 2012 IEEE International Test Conference.

[13]  Florence Azaïs,et al.  Low-cost phase noise testing of complex RF ICs using standard digital ATE , 2014, 2014 International Test Conference.

[14]  Florence Azaïs,et al.  A new technique for low-cost phase noise production testing from 1-bit signal acquisition , 2015, 2015 20th IEEE European Test Symposium (ETS).