On the optimal design of triple modular redundancy logic for SRAM-based FPGAs
暂无分享,去创建一个
Luigi Carro | Matteo Sonza Reorda | Fernanda Gusmão de Lima Kastensmidt | Luca Sterpone | L. Carro | F. Kastensmidt | M. Reorda | L. Sterpone
[1] Luigi Carro,et al. Designing and testing fault-tolerant techniques for SRAM-based FPGAs , 2004, CF '04.
[2] D. Bortolato,et al. Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGA , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[3] Paolo Bernardi,et al. On the evaluation of SEU sensitiveness in SRAM-based FPGAs , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.
[4] Massimo Violante,et al. Simulation-based analysis of SEU effects in SRAM-based FPGAs , 2004, IEEE Transactions on Nuclear Science.
[5] C. Carmichael,et al. A fault injection analysis of Virtex FPGA TMR design methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).
[6] Anthony Salazar,et al. Radiation Test Results of the Virtex FPGA and ZBT SRAM for Space Based Reconfigurable Computing , 1999 .