A 1.8V, 14.5mW 2nd order passive wideband sigma-delta modulator

In this paper, a passive 2nd order lowpass continuous time sigma-delta modulator is presented. An RLC filter is used in the modulator to replace the integrator so that the sampling frequency is not limited by the op-amp of the integrator. The system is analyzed and simulated in matlab, and a circuit using this method was accomplished with TSMC 0.18 /spl mu/m CMOS technology. The peak SNR can reach 67 dB and 43 dB, respectively, at system level and circuit level when the bandwidth is 10 MHz.

[1]  Maurits Ortmanns,et al.  Compensation of finite gain-bandwidth induced errors in continuous-time sigma-delta modulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[3]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[4]  Philippe Bénabès,et al.  A methodology for designing continuous-time sigma-delta modulators , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[5]  Bruce A. Wooley,et al.  Third-order cascaded sigma-delta modulators , 1991 .

[6]  W. Martin Snelgrove,et al.  Continuous-time delta-sigma modulators for high-speed a/d conversion , 2013 .

[7]  W. Sansen,et al.  A 15-b resolution 2-MHz Nyquist rate /spl Delta//spl Sigma/ ADC in a 1-/spl mu/m CMOS technology , 1998 .

[8]  Terri S. Fiez,et al.  Stability analysis of high-order delta-sigma modulation for ADC's , 1994 .

[9]  Maurits Ortmanns,et al.  A 1 V, 12-bit wideband continuous-time /spl Sigma//spl Delta/ modulator for UMTS applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[10]  P. Benabes,et al.  Passive sigma-delta converter design , 2002, IMTC/2002. Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.00CH37276).

[11]  F. Chen,et al.  A 0.25-mW low-pass passive sigma-delta modulator with built-in mixer for a 10-MHz IF input , 1997 .

[12]  B. A. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-/spl mu/m CMOS , 1997 .

[13]  James C. Candy,et al.  A Use of Double Integration in Sigma Delta Modulation , 1985, IEEE Trans. Commun..

[14]  Jan Van der Spiegel,et al.  An Overview of Sigma-Delta Converters: How a 1-bit ADC achieves more than 16-bit resolution , 1996 .

[15]  H. V. Sorensen,et al.  An overview of sigma-delta converters , 1996, IEEE Signal Process. Mag..

[16]  Tai-Haur Kuo,et al.  Transfer function design of stable high-order sigma-delta modulators with root locus inside unit circle , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.