Logic-based implementation of fault-tolerant routing in 3D network-on-chips

The susceptibility of on-chip communication links and on-chip routers to faults has guided the research towards focusing on fault-tolerance aspects of 2D and 3D Network-on- Chips (NoCs). In this paper, we propose Logic-Based Distributed Routing for 3D NoCs (LBDR3D), a scalable, re-configurable and fault-tolerant mechanism, which utilizes only two virtual channels for implementing any deadlock-free turn model routing algorithm in partially vertically connected 3D NoCs. Such networks might emerge either due to the limitation of on-chip area for vertical links or due to occurrence of fault because of wear-out. LBDR3D guarantees live-lock freeness as well as connectivity regardless of the location and number of vertical links as long as faults do not disconnect the network. Our method relies on a limited set of bits which describe the topology and routing algorithm, updated using an offline algorithm. Our Experimental results show the comparison of LBDR3D with three previously proposed fault-tolerant mechanisms, Elevator-First, North-East To Z (NETZ) and East-Then-West (ETW). Compared to Elevator-First, our proposed mechanism is more flexible and in terms of packet latency, it performs better or equal under even extreme fault scenarios for vertical links. Furthermore, as long as the topology is supported by the routing algorithm, LBDR3D can tolerate faults on horizontal links in each layer. In contrast to NETZ and ETW, LBDR3D does not rely on the location of vertical links as long as the network is connected.

[1]  Mahmood Fathy,et al.  AFRA: A low cost high performance reliable routing for 3D mesh NoCs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  William J. Dally,et al.  Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.

[3]  Masoumeh Ebrahimi,et al.  An Adaptive, Low Restrictive and Fault Resilient Routing Algorithm for 3D Network-on-Chip , 2015, 2015 23rd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

[4]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[5]  Klaus Hofmann,et al.  Dynamic quadrant partitioning adaptive routing algorithm for irregular reduced vertical link density topology 3-Dimensional Network-on-Chips , 2014, 2014 International Conference on High Performance Computing & Simulation (HPCS).

[6]  Frédéric Pétrot,et al.  Elevator-First: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs , 2013, IEEE Transactions on Computers.

[7]  Niyati Gupta,et al.  σLBDR: Congestion-aware logic based distributed routing for 2D NoC , 2015, 2015 19th International Symposium on VLSI Design and Test.

[8]  Axel Jantsch,et al.  A Low-Overhead Fault-Aware Deflection Routing Algorithm for 3D Network-on-Chip , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[9]  José Duato,et al.  Logic-Based Distributed Routing for NoCs , 2008, IEEE Computer Architecture Letters.

[10]  Masoumeh Ebrahimi,et al.  A Resilient Routing Algorithm with Formal Reliability Analysis for Partially Connected 3D-NoCs , 2016, IEEE Transactions on Computers.

[11]  José Duato,et al.  A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks , 1993, IEEE Trans. Parallel Distributed Syst..

[12]  Davide Bertozzi,et al.  Designing Network On-Chip Architectures in the Nanoscale Era , 2010 .

[13]  Sudeep Pasricha,et al.  A low overhead fault tolerant routing scheme for 3D Networks-on-Chip , 2011, 2011 12th International Symposium on Quality Electronic Design.

[14]  Vincenzo Catania,et al.  Neighbors-on-Path: A New Selection Strategy for On-Chip Networks , 2006, 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia.

[15]  Maryam Bahmani,et al.  Architectural exploration and performance analysis of Vertically-Partially-Connected Mesh-based 3D-NoC. (Exploration architecturale et étude des performances des réseaux sur puce 3D partiellement connectés verticalement) , 2013 .

[16]  Alessandro Strano,et al.  OSR-Lite: Fast and deadlock-free NoC reconfiguration framework , 2012, 2012 International Conference on Embedded Computer Systems (SAMOS).

[17]  Masoud Daneshtalab,et al.  Fault-tolerant routing algorithm for 3D NoC using hamiltonian path strategy , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[18]  Jun Zhou,et al.  HARS: A High-Performance Reliable Routing Scheme for 3D NoCs , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[19]  Takahiro Watanabe,et al.  A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip , 2013, 2013 IEEE International Conference of IEEE Region 10 (TENCON 2013).

[20]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).