LDPC Code for Reduced Routing Decoder

A design approach that reduces the routing complexity in a VLSI implementation of low-density parity-check (LDPC) decoder is presented. An LDPC code is a linear-block code for forward error correction, attributed by a sparse parity-check matrix. Iterative decoding of this code is shown to yield bit error rate (BER) performance approaching Shannon limit. However, implementation of decoder for this code is difficult due to the routing requirements of its massive number of data-flow structures in decoding logic. We present a routing approach for a parallel LDPC decoder implementation by 1) analyzing the physical routability limitations and 2) designing the code parameters to limit the interconnect lengths to a bounded region. The approach does not compromise the BER performance, and yet achieves a much higher throughput resulting from significantly reduced wires lengths

[1]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[2]  D.J.C. MacKay,et al.  Good error-correcting codes based on very sparse matrices , 1997, Proceedings of IEEE International Symposium on Information Theory.

[3]  Tong Zhang,et al.  Joint code and decoder design for implementation-oriented (3, k)-regular LDPC codes , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[4]  Suresh Sivakumar VLSI implementation of encoder and decoder for low-density parity-check codes , 2001 .

[5]  Rüdiger L. Urbanke,et al.  Design of capacity-approaching irregular low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.

[6]  Naresh R. Shanbhag,et al.  A Novel Design Methodology for High-Performance Programmable Decoder Cores for AA-LDPC Codes , 2005, J. VLSI Signal Process..

[7]  X. Jin Factor graphs and the Sum-Product Algorithm , 2002 .

[8]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[9]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[10]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.