A Fault-Tolerant Routing Algorithm Design for On-Chip Optical Networks

Optical networks have been considered for on-chip communications due to its advantages on bandwidth density, power efficiency and propagation speed over the electrical counterpart. However, the major optical device-micro ring resonator is very sensitive to manufacturing errors and temperature fluctuations, which results in the bandwidth loss or even the failure of optical link. Thus, this paper proposes a fault-tolerant and deadlock-free routing algorithm to improve the reliability of on-chip optical network without requiring additional virtual channel. In addition, a path selection mechanism taking account of the actual bandwidth of the optical link affected by fabrication and temperature variations is implemented in the routing unit. The simulation results show that compared to the conventional fault-tolerant routing methods, our routing algorithm can improve the transmission latency and throughput of the network under static and dynamic link faults by up to 51% and 22%, respectively.

[1]  Leslie G. Valiant,et al.  A Scheme for Fast Parallel Communication , 1982, SIAM J. Comput..

[2]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[3]  George Kurian,et al.  ATAC: A 1000-core cache-coherent processor with on-chip optical network , 2010, 2010 19th International Conference on Parallel Architectures and Compilation Techniques (PACT).

[4]  Xi Chen,et al.  Reliability Modeling and Management of Nanophotonic On-Chip Networks , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Sudhakar Yalamanchili,et al.  Distributed Deadlock-Free Routing in Faulty, Pipelined, Direct Interconnection Networks , 1996, IEEE Trans. Computers.

[6]  Venkatesh Akella,et al.  Addressing system-level trimming issues in on-chip nanophotonic networks , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[7]  Yi Pan,et al.  Practical Deadlock-Free Fault-Tolerant Routing in Meshes Based on the Planar Network Fault Model , 2009, IEEE Transactions on Computers.

[8]  Valentin Puente,et al.  Immunet: a cheap and robust fault-tolerant packet routing mechanism , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[9]  Kai Li,et al.  The PARSEC benchmark suite: Characterization and architectural implications , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).

[10]  José Duato.  A Theory of Fault-Tolerant Routing in Wormhole Networks , 1997, IEEE Trans. Parallel Distributed Syst..

[11]  Antonio Robles,et al.  A routing methodology for achieving fault tolerance in direct networks , 2006, IEEE Transactions on Computers.

[12]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[13]  Ciyuan Qiu,et al.  Wavelength tracking with thermally controlled silicon resonators. , 2011, Optics express.

[14]  Christopher Batten,et al.  Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics , 2008, 2008 16th IEEE Symposium on High Performance Interconnects.

[15]  Chen Sun,et al.  Addressing link-level design tradeoffs for integrated photonic interconnects , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[16]  William J. Dally,et al.  Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels , 1993, IEEE Trans. Parallel Distributed Syst..

[17]  S. J. B. Yoo.  CMOS-compatible silicon photonic integrated systems in future computing and communication systems , 2010, OECC 2010 Technical Digest.

[18]  Alyssa B. Apsel,et al.  Leveraging Optical Technology in Future Bus-based Chip Multiprocessors , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[19]  Dan-Xia Xu,et al.  Polarization Control in Silicon Photonic Waveguide Components Using Cladding Stress Engineering , 2011 .

[20]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[21]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[22]  Andrew A. Chien,et al.  Planar-adaptive routing: low-cost adaptive networks for multiprocessors , 1992, ISCA '92.

[23]  Rami G. Melhem,et al.  Tolerating process variations in nanophotonic on-chip networks , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).

[24]  Jung Ho Ahn,et al.  The role of optics in future high radix switch design , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).

[25]  R. Baets,et al.  Trimming of silicon ring resonator by electron beam induced compaction and strain. , 2008, Optics express.

[26]  Jie Sun,et al.  Nanophotonic integration in state-of-the-art CMOS foundries. , 2011, Optics express.

[27]  Jie Wu,et al.  A new fault information model for fault-tolerant adaptive and minimal routing in 3-D meshes , 2005, 2005 International Conference on Parallel Processing (ICPP'05).

[28]  Oded Cohen,et al.  Fast silicon optical modulator , 2004, SPIE OPTO.

[29]  William J. Dally,et al.  Technology-Driven, Highly-Scalable Dragonfly Topology , 2008, 2008 International Symposium on Computer Architecture.

[30]  Qianfan Xu,et al.  12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators. , 2007, Optics express.

[31]  Oded Cohen,et al.  Mode-locked silicon evanescent lasers. , 2007, Optics express.

[32]  Alyssa B. Apsel,et al.  Analysis of challenges for on-chip optical interconnects , 2009, GLSVLSI '09.

[33]  Jung Ho Ahn,et al.  Devices and architectures for photonic chip-scale integration , 2009 .

[34]  Qianfan Xu,et al.  Micrometre-scale silicon electro-optic modulator , 2005, Nature.

[35]  Ashok V. Krishnamoorthy,et al.  A micro-architectural analysis of switched photonic multi-chip interconnects , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).

[36]  Jun Yang,et al.  A composite and scalable cache coherence protocol for large scale CMPs , 2011, ICS '11.

[37]  Jie Wu,et al.  A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based on Odd-Even Turn Model , 2003, IEEE Trans. Computers.

[38]  Ge-Ming Chiu,et al.  A Fault-Tolerant Routing Scheme for Meshes with Nonconvex Faults , 2001, IEEE Trans. Parallel Distributed Syst..

[39]  John Kim,et al.  FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[40]  William J. Dally,et al.  Deadlock-Free Message Routing in Multiprocessor Interconnection Networks , 1987, IEEE Transactions on Computers.

[41]  Wei Luo,et al.  An Efficient Adaptive Deadlock-Free Routing Algorithm for Torus Networks , 2012, IEEE Transactions on Parallel and Distributed Systems.

[42]  Suresh Chalasani,et al.  Fault-Tolerant Wormhole Routing Algorithms for Mesh Networks , 1995, IEEE Trans. Computers.

[43]  B. Hoefflinger.  ITRS: The International Technology Roadmap for Semiconductors , 2011 .