Using module-level Evolvable Hardware approach in design of sequential logic circuits

In this study, we propose a module-level Evolvable Hardware (EHW) approach to design synchronous sequential circuits and minimize the circuit complexity (the number of logic gates and wires used). Firstly, we use Genetic Algorithm (GA) to implement state simplification and obtain near-optimal state assignment. Then, in the pre-evolution stage, EHW evolves a set of high performing circuits and uses data mining method to find frequently evolved blocks from these circuits. The frequently evolved block would be re-used as function or terminal for evolving better circuits in the re-evolution stage. EHW has a faster convergence so that the circuit with small complexity could be evolved. Auto starting ability of circuits would also be test by the fitness function of EHW. Finally, sequence detectors, modulon counters, and ISCAS'89 circuit are used as the proof for our evolutionary design approach. Simulation results are given, and our evolutionary algorithm is shown to be better than other methods in terms of convergence time, success rate, and maximum fitness across generations.

[1]  Sattar Mirzakuchaki,et al.  A Novel Evolutionary Design of Sequential Logic Circuits by Using Genetic Algorithm , 2011 .

[2]  Jing Huang,et al.  Design of sequential circuits by quantum-dot cellular automata , 2007, Microelectron. J..

[3]  Julian Francis Miller,et al.  Cartesian genetic programming , 2010, GECCO.

[4]  Yuanxiang Li,et al.  Dynamical Evolution in Function Finding , 2007, Third International Conference on Natural Computation (ICNC 2007).

[5]  Julian Francis Miller,et al.  A Developmental Method for Growing Graphs and Circuits , 2003, ICES.

[6]  Ricardo Tanscheit,et al.  Evolvability and reconfigurability , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[7]  Prabhas Chongstitvatana,et al.  Synthesis of Synchronous Sequential Logic Circuits from Partial Input/Output Sequences , 1998, ICES.

[8]  A. P. Shanthi,et al.  Evolution of asynchronous sequential circuits , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[9]  Peter J. Angeline,et al.  Evolutionary Module Acquisition , 1993 .

[10]  C. H. Roth,et al.  Fundamentals of logic design , 1975 .

[11]  Julian Francis Miller,et al.  Investigating the performance of module acquisition in cartesian genetic programming , 2005, GECCO '05.

[12]  Hazem M. Abbas,et al.  Combinational circuit design using evolutionary algorithms , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[13]  Tatiana Kalganova,et al.  Evolutionary Algorithms and Theirs Use in the Design of Sequential Logic Circuits , 2004, Genetic Programming and Evolvable Machines.

[14]  Alan D. Christiansen,et al.  Towards automated evolutionary design of combinational circuits , 2000, Comput. Electr. Eng..

[15]  Julian Francis Miller,et al.  Principles in the Evolutionary Design of Digital Circuits—Part II , 2000, Genetic Programming and Evolvable Machines.

[16]  Abhishek Joglekar.  Genetic Algorithms and their Use in the Design of Evolvable Hardware , 2007 .

[17]  Antonina Starita,et al.  An Analysis of Automatic Subroutine Discovery in Genetic Programming , 1999, GECCO.

[18]  Reza Sabbaghi-Nadooshan,et al.  Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits , 2011, ArXiv.

[19]  Jordi Madrenas,et al.  Evolvable Systems: From Biology to Hardware , 1996, Lecture Notes in Computer Science.

[20]  John R. Koza,et al.  Genetic programming 2 - automatic discovery of reusable programs , 1994, Complex adaptive systems.

[21]  Xin Yao,et al.  Promises and Challenges of Evolvable Hardware , 1996, ICES.

[22]  Peter J. Bentley,et al.  Development brings scalability to hardware evolution , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[23]  José Nelson Amaral,et al.  Designing genetic algorithms for the state assignment problem , 1995, IEEE Trans. Syst. Man Cybern..

[24]  H.M. Abbas,et al.  Synchronous sequential circuits design using evolutionary algorithms , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).

[25]  A. P. Shanthi,et al.  Practical and scalable evolution of digital circuits , 2009, Appl. Soft Comput..

[26]  Tatiana Kalganova,et al.  Bidirectional incremental evolution in extrinsic evolvable hardware , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[27]  Justinian P. Rosea.  Towards Automatic Discovery of Building Blocks in Genetic Programming , 1995 .

[28]  Adrian Thompson,et al.  Evolution of Self-diagnosing Hardware , 2003, ICES.

[29]  Martin Trefzer,et al.  The Input Pattern Order Problem: Evolution of Combinatorial and Sequential Circuits in Hardware , 2008, ICES.