On the Comparison of IDDQ and IDDQ Testing

The purpose of this paper is to compare differential Iddq to Iddq itself, in their capabilities of detecting active current defects/faults, as bridging faults. To perform this comparison, a mathematical framework is developed, based on assumptions validated with data from the Sematech experiment S121 1 . The comparison results reveal that the probability of false test decision can be reduced by orders of magnitude by using differential Iddq instead of Iddq. Based on the same framework, we also show that a wise vector selection may contribute to decrease by orders of magnitude the probability of a false test decision. Finally, we investigate the applicability of differential Iddq with deep-submicron technologies, by estimating the number of (pairs of) vectors required to achieve a given test quality level. The proposed framework and the results help to understand the tendencies and to identify the requirements in order to meet the challenges of deep-submicron current testing.

[1]  Claude Thibeault.  Detection and location of faults and defects using digital signal processing , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[2]  David L. Landis,et al.  A novel built-in current sensor for I/sub DDQ/ testing of deep submicron CMOS ICs , 1996, Proceedings of 14th VLSI Test Symposium.

[3]  Wojciech Maly,et al.  Current signatures for production testing [CMOS ICs] , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.

[4]  Jeff Rearick,et al.  Estimation of defect-free IDDQ in submicron circuits using switch level simulation , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[6]  Claude Thibeault,et al.  Diagnosis method based on /spl Delta/Iddq probabilistic signatures: experimental results , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[7]  Claude Thibeault.  An histogram based procedure for current testing of active defects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[8]  Sreejit Chakravarty,et al.  Algorithms for current monitor based diagnosis of bridging and leakage faults , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[9]  Edward J. McCluskey,et al.  IDDQ data analysis using current signature , 1998, Proceedings 1998 IEEE International Workshop on IDDQ Testing (Cat. No.98EX232).

[10]  Mischa Schwartz,et al.  Information transmission, modulation, and noise , 1959 .

[11]  M. Ray Mercer,et al.  Iddq test: sensitivity analysis of scaling , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[12]  Timothy R. Henry,et al.  Burn-in elimination of a high volume microprocessor using I/sub DDQ/ , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[13]  Richard E. Anderson,et al.  IC Failure Analysis: Magic, Mystery, and Science , 1997, IEEE Des. Test Comput..

[14]  M.E. Levitt.  ASIC testing upgraded , 1992, IEEE Spectrum.

[15]  Wojciech Maly,et al.  Test generation for current testing (CMOS ICs) , 1990, IEEE Design & Test of Computers.

[16]  Robert C. Aitken,et al.  Diagnosis of leakage faults with IDDQ , 1992, J. Electron. Test..

[17]  Joan Figueras,et al.  On estimating bounds of the quiescent current for I/sub DDQ/ testing , 1996, Proceedings of 14th VLSI Test Symposium.

[18]  C.F. Hawkins,et al.  Identifying defects in deep-submicron CMOS ICs , 1996, IEEE Spectrum.

[19]  Claude Thibeault.  Increasing current testing resolution , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[20]  P.C. Maxwell,et al.  A simulation-based method for estimating defect-free I/sub DDQ/ , 1997, Digest of Papers IEEE International Workshop on IDDQ Testing.

[21]  Claude Thibeault,et al.  A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[22]  Wojciech Maly,et al.  Current signatures [VLSI circuit testing] , 1996, Proceedings of 14th VLSI Test Symposium.

[23]  Wojciech Maly,et al.  Current Signatures for Production Testing , 1996 .

[24]  P. Nigh,et al.  An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).