The Cibola Flight Experiment

Over the past 15 years many organizations have researched the use of Static-Random Access Memory (SRAM)-based Field-Programmable Gate Arrays (FPGAs) in space. Although the components can provide a performance improvement over radiation-hardened processing components, random soft errors can occur from the naturally occurring space radiation environment. Many organizations have been developing methods for characterizing, emulating, and simulating radiation-induced events; mitigating and removing radiation-induced computational errors; and designing fault-tolerant reconfigurable spacecraft. Los Alamos National Laboratory has fielded one of the longest space-based FPGAs experiments, called the Cibola Flight Experiment (CFE), using Xilinx Virtex FPGAs. CFE has successfully deployed commercial SRAM FPGAs into a low-Earth orbit with Single-Event Upset (SEU) mitigation and was able to exploit effectively the reconfigurability and customization of FPGAs in a harsh radiation environment. Although older than current state-of-the-art FPGAs, these same concepts are used to deploy newer FPGA-based space systems since the launch of the CFE satellite and will continue to be useful for newer systems. In this article, we present how the system was designed to be fault tolerant, prelaunch predictions of expected on-orbit behaviors, and on-orbit results.

[1]  Michael J. Wirthlin,et al.  Predicting On-Orbit SEU Rates , 2005 .

[2]  M. Wirthlin,et al.  Reconfigurable computing in space: from current technology to reconfigurable systems-on-a-chip , 2003, 2003 IEEE Aerospace Conference Proceedings (Cat. No.03TH8652).

[3]  M. Caffrey,et al.  Static Proton and Heavy Ion Testing of the Xilinx Virtex-5 Device , 2007, 2007 IEEE Radiation Effects Data Workshop.

[4]  C. Carmichael,et al.  Dynamic testing of Xilinx Virtex-II field programmable gate array (FPGA) input/output blocks (IOBs) , 2004, IEEE Transactions on Nuclear Science.

[5]  Carl Carmichael,et al.  Triple Module Redundancy Design Techniques for Virtex FPGAs, Application Note 197 , 2001 .

[6]  Heather Quinn,et al.  Flight Experience of the Xilinx Virtex-4 , 2013, IEEE Transactions on Nuclear Science.

[7]  Michael J. Wirthlin,et al.  SEU mitigation for half-latches in Xilinx Virtex FPGAs , 2003 .

[8]  E. Fuller,et al.  RADIATION TESTING UPDATE, SEU MITIGATION, AND AVAILABILITY ANALYSIS OF THE VIRTEX FPGA FOR SPACE RECONFIGURABLE COMPUTING. , 2000 .

[9]  Luigi Carro,et al.  Neutron radiation test of graphic processing units , 2012, 2012 IEEE 18th International On-Line Testing Symposium (IOLTS).

[10]  S. Katkoori,et al.  Selective triple Modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs , 2004, IEEE Transactions on Nuclear Science.

[11]  Ketil Røed,et al.  Single Event Upsets in SRAM FPGA based readout electronics for the Time Projection Chamber in the ALICE experiment , 2009 .

[12]  M. Igeta,et al.  Comprehensive study of soft errors in advanced CMOS circuits with 90/130 nm technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[13]  M. Wirthlin,et al.  Improving FPGA Design Robustness with Partial TMR , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[14]  Chen Wei Tseng,et al.  SEU-Susceptibility of Logical Constants in Xilinx FPGA Designs , 2009, IEEE Transactions on Nuclear Science.

[15]  Michael J. Wirthlin,et al.  Predicting On-Orbit Static Single Event Upset Rates in Xilinx Virtex FPGAs , 2006 .

[16]  John Williams,et al.  Reconfigurable FPGAS for real time image processing in space , 2002, 2002 14th International Conference on Digital Signal Processing Proceedings. DSP 2002 (Cat. No.02TH8628).

[17]  C. Carmichael,et al.  A fault injection analysis of Virtex FPGA TMR design methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).

[18]  Gary Swift,et al.  VIRTEX-4 VQ static SEU Characterization Summary , 2008 .

[19]  Paul Graham,et al.  Accelerator validation of an FPGA SEU simulator , 2003 .

[20]  Anthony Salazar,et al.  Radiation Test Results of the Virtex FPGA and ZBT SRAM for Space Based Reconfigurable Computing , 1999 .

[21]  P. Sundararajan,et al.  Consequences and Categories of SRAM FPGA Configuration SEUs , 2003 .

[22]  Luigi Carro,et al.  Evaluating Different Solutions to Design Fault Tolerant Systems with SRAM-based FPGAs , 2007, J. Electron. Test..

[23]  Alan D. George,et al.  Reconfigurable Fault Tolerance: A Comprehensive Framework for Reliable and Adaptive FPGA-Based Space Computing , 2012, TRETS.

[24]  M. Wirthlin,et al.  SEU-induced persistent error propagation in FPGAs , 2005, IEEE Transactions on Nuclear Science.

[25]  Robert Baumann,et al.  Soft errors in advanced computer systems , 2005, IEEE Design & Test of Computers.

[26]  M. Caffrey,et al.  Correcting single-event upsets through virtex partial configuration , 2000 .

[27]  Andrew Holmes-Siedle,et al.  Handbook of Radiation Effects , 1993 .

[28]  Chen Chen,et al.  Architectures for system-level applications of adaptive computing , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).

[29]  Heather Quinn,et al.  A Method and Case Study on Identifying Physically Adjacent Multiple-Cell Upsets Using 28-nm, Interleaved and SECDED-Protected Arrays , 2014, IEEE Transactions on Nuclear Science.

[30]  C. Carmichael,et al.  Proton Testing of SEU Mitigation Methods for the Virtex FPGA , 2001 .

[31]  R. A. Mewaldt,et al.  SAMPEX measurements of heavy ions trapped in the magnetosphere , 1993 .

[32]  O. Serres,et al.  Fastrad new tool for radiation prediction , 2003, Proceedings of the 7th European Conference on Radiation and Its Effects on Components and Systems, 2003. RADECS 2003..

[33]  M. Caffrey,et al.  Domain Crossing Errors: Limitations on Single Device Triple-Modular Redundancy Circuits in Xilinx FPGAs , 2007, IEEE Transactions on Nuclear Science.

[34]  Gary Swift,et al.  Single-Event Characterization of the 28 nm Xilinx Kintex-7 Field-Programmable Gate Array under Heavy Ion Irradiation , 2014, 2014 IEEE Radiation Effects Data Workshop (REDW).

[35]  Michael J. Wirthlin,et al.  The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[36]  QuinnHeather,et al.  The Cibola Flight Experiment , 2015 .

[37]  O. Flament,et al.  14 MeV neutron-induced SEU in SRAM devices , 2004, IEEE Transactions on Nuclear Science.

[38]  D.L. McMurtrey,et al.  A Comparison of TMR With Alternative Fault-Tolerant Design Techniques for FPGAs , 2007, IEEE Transactions on Nuclear Science.

[39]  D.M. Hiemstra,et al.  A review of the single event effects performance of x86 microprocessors , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).

[40]  Michael J. Wirthlin,et al.  Reliability of Programmable Input/Output Pins in the Presence of Configuration Upsets , 2002 .

[41]  A. Chugg,et al.  The Random Telegraph Signal Behavior of Intermittently Stuck Bits in SDRAMs , 2009, IEEE Transactions on Nuclear Science.

[42]  J. Johnson,et al.  Using Duplication with Compare for On-line Error Detection in FPGA-based Designs , 2008, 2008 IEEE Aerospace Conference.

[43]  M. Shea,et al.  CREME96: A Revision of the Cosmic Ray Effects on Micro-Electronics Code , 1997 .

[44]  Sergio D'Angelo,et al.  Evaluation of Single Event Upset Mitigation Schemes for SRAM based FPGAs using the FLIPPER Fault Injection Platform , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[45]  Michel Kruglanski,et al.  Last upgrades and development of the space environment information system (SPENVIS) , 2009, 2009 European Conference on Radiation and Its Effects on Components and Systems.

[46]  Gary Swift,et al.  Single-Event Upset Mitigation Design Flow for Xilinx FPGA PowerPC Systems , 2008 .