Strained-Si technology for RF power LDMOSFET

This thesis studied the application of strained-Si technology to RF power LDMOSFETs. Key issues for its implementation were determined to be thermal budget restrictions, gate oxide formation and impact ionization effects. 2D simulations were carried out to explore the design space of the strained-Si LDMOSFET. In order to address the thermal budget restrictions, use of a high-tilt implant for the body doping was investigated. For a dose of 1.5x10 1 3cm 2 , the conditions for the body implant that resulted in the best output characteristics, as determined by gm, DIBL and ro, were 50 keV energy with a tilt of 60'. The major trade-off of the n-drift region was that of breakdown vs. on-resistance. Loss of strained-Si in CMOS during the gate oxide formation was found to be a potential issue for System-on-Chip (SOC) applications. Two options for the implementation of a 10 nm gate oxide were assessed. Option one was a 750 'C dry/wet/dry thermal oxidation on a thick strained-Si layer. Option two was a composite oxide consisting of a thin dry oxidation followed by an LTO deposition. Capacitor structures were fabricated and tested. Both options exhibited good characteristics as determined by C-V, leakage and Dit measurements. TLM structures were fabricated to investigate impact ionization effects in the strained-Si/SiGe heterostructure. Preliminary analysis of the structures show that there is a significant difference in II generation between the control bulk Si and strained-Si samples. For the same source current levels, the strained-Si samples had body current that was an order of magnitude higher than bulk Si. Lower saturation current levels were observed in the strained-Si structures compared to bulk Si. Self-heating had an effect in the strained-Si samples but was not thought to be solely responsible for the lower current levels. Thesis Supervisor: Jesu's A. del Alamo Title: Professor of Electrical Engineering

[1]  J. Hoyt,et al.  Effects of strain on boron diffusion in Si and Si1−xGex , 1995 .

[2]  S. Wolf,et al.  Silicon Processing for the VLSI Era , 1986 .

[3]  Friedrich Schäffler,et al.  High-mobility Si and Ge structures , 1997 .

[4]  H. Klauk,et al.  Thermal stability of undoped strained Si channel SiGe heterostructures , 1996 .

[5]  Shinichi Takagi,et al.  Novel SOI p-channel MOSFETs with higher strain in si channel using double SiGe heterostructures , 2002 .

[6]  N. Sugiyama,et al.  Electron and hole mobility enhancement in strained-Si MOSFET's on SiGe-on-insulator substrates fabricated by SIMOX technology , 2000, IEEE Electron Device Letters.

[7]  Kyutae Lim,et al.  A 2.4 GHz high efficiency SiGe HBT power amplifier with high-Q LTCC harmonic suppression filter , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[8]  K. Rim,et al.  Transconductance enhancement in deep submicron strained Si n-MOSFETs , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[9]  K. Rim,et al.  Measurement of the conduction band offsets in Si/Si1−x−yGexCy and Si/Si1−yCy heterostructures using metal-oxide-semiconductor capacitors , 1999 .

[10]  Enhanced performance of strained Strained-Si MOSFETs on CMP sige virtual substrate , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[11]  A. Grill,et al.  Strained Si NMOSFETs for high performance CMOS technology , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[12]  Chenming Hu,et al.  Ultra-thin body SOI MOSFET for deep-sub-tenth micron era , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[13]  J.A. del Alamo,et al.  RF power LDMOSFET on SOI , 2001, IEEE Electron Device Letters.

[14]  D. Antoniadis,et al.  Relaxed silicon-germanium on insulator substrate by layer transfer , 2001 .

[15]  K.J.S. Cave,et al.  MOS (Metal Oxide Semiconductor) Physics and Technology , 1983 .

[16]  W. Burger,et al.  High efficiency 0.4 /spl mu/m gate LDMOS power FET for low voltage wireless communications , 1999, 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282).

[17]  S. Takagi,et al.  Advanced SOI-MOSFETs with strained-Si channel for high speed CMOS-electron/hole mobility enhancement , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[18]  K. Shenai,et al.  A silicon-on-insulator 28-V RF power LDMOSFET for 1-GHz integrated power amplifier applications , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[19]  Judy L. Hoyt,et al.  Comparison of arsenic and phosphorus diffusion behavior in silicon-germanium alloys , 2002 .

[20]  K. Rim,et al.  Fabrication and analysis of deep submicron strained-Si n-MOSFET's , 2000 .

[21]  D. Ferry,et al.  In-plane transport properties of Si/Si/sub 1-x/Ge/sub x/ structure and its FET performance by computer simulation , 1994 .

[22]  J. A. del Alamo,et al.  Experimental comparison of RF power LDMOSFETs on thin-film SOI and bulk silicon , 2002 .