论文信息 - A Programmable 10b up-to-6MS/s SAR-ADC Featuring Constant-FoM with On-Chip Reference Voltage Buffers

A Programmable 10b up-to-6MS/s SAR-ADC Featuring Constant-FoM with On-Chip Reference Voltage Buffers

A 10bit SAR-ADC implemented in a 1.2V 0.13mum CMOS with 1VppdiffFS, based on capacitive-charge redistribution can be programmed with Fs up-to-6MS/s, guaranteeing an ENOB>9b with a SFDR>74dB. The static INL and DNL are 0.6LSB and 0.55LSB, respectively. On-chip reference buffer have been added and their power consumption dominates, giving a FoMap1pJ/conv. Sharing these buffers with other blocks in SoC structure, reduces the ADC power consumption to 200muW and the FoMap0.1pJ/conv. This appears an attractive solution for embedded ADC

[1] Georges G. E. Gielen,et al. Architectural selection of A/D converters , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[2] G. Nicollini,et al. A 2.7mW 1MSps 10b analog-to-digital converter with built-in reference buffer and 1LSB accuracy programmable input ranges , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[3] Michiel Steyaert,et al. A Difference Reference Voltage Buffer for ΔΣ-Converters , 2002 .