Multichip modules vs. high-density printed wiring boards: a trade-off study

A comparison of conventional single-chip on high-density printed wiring board (PWB) packaging with both ceramic and silicon-substrate multichip module (MCM) strategies is presented. Both approaches are assessed given current state-of-the-art manufacturing capabilities and projections for the foreseeable future. The computer system used as the basis to investigate the relative impact of these packaging approaches is representative of a current workstation with a reduced instruction set computing (RISC) architecture. This study was conducted with AUDiT Version 4.2, an innovative simulation tool for evaluating the physical design of electronic systems. It is demonstrated that the maximum efficiency of the conventional single-chip PGA module on PWB packaging of state-of-the-art RISC workstations, such as the IBM RS/6000, is only about 14%. The addition of signal layers may improve speed performance for a given PWB design rule, but not beyond the PGA package tiling limit constraint. Introduction of multichip packaging greatly increases processor speed and dramatically reduces the overall system size.<<ETX>>

[1]  庄司 正一,et al.  CMOS digital circuit technology , 1988 .

[2]  香山 晋 Very high speed MOS devices , 1990 .

[3]  W. R. Heller,et al.  Wirability-designing wiring space for chips and chip packages , 1984, IEEE Design & Test of Computers.

[4]  Carver Mead,et al.  Signal Delay in General RC Networks , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  W. Fang Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits , 1990 .

[6]  Kartikeya Mayaram,et al.  Delay analysis for BiCMOS drivers , 1988, Proceedings of the 1988 Bipolar Circuits and Technology Meeting,.

[7]  J.P. Krusius,et al.  Package architecture design and optimization tool AUDiT: Version 4.2 for inhomogeneous systems , 1992, 1992 Proceedings 42nd Electronic Components & Technology Conference.

[8]  Michael Feuer Connectivity of Random Logic , 1982, IEEE Transactions on Computers.

[9]  H. B. Bakoglu,et al.  The IBM RISC System/6000 Processor: Hardware Overview , 1990, IBM J. Res. Dev..

[10]  E. J. Rymaszewski,et al.  Microelectronics Packaging Handbook , 1988 .