Approximate Multipliers Based on New Approximate Compressors

Approximate computing is an emerging trend in digital design that trades off the requirement of exact computation for improved speed and power performance. This paper proposes novel approximate compressors and an algorithm to exploit them for the design of efficient approximate multipliers. By using the proposed approach, we have synthesized approximate multipliers for several operand lengths using a 40-nm library. Comparison with previously presented approximated multipliers shows that the proposed circuits provide better power or speed for a target precision. Applications to image filtering and to adaptive least mean squares filtering are also presented in the paper.

[1]  S. Balamurugan,et al.  Error Compensation Techniques for Fixed-Width Array Multiplier Design - A Technical Survey , 2017, J. Circuits Syst. Comput..

[2]  A. Strollo,et al.  Low-power approximate MAC unit , 2017, 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[3]  Davide De Caro,et al.  Fixed-Width Multipliers and Multipliers-Accumulators With Min-Max Approximation Error , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Puneet Gupta,et al.  Trading Accuracy for Power with an Underdesigned Multiplier Architecture , 2011, 2011 24th Internatioal Conference on VLSI Design.

[5]  Fabrizio Lombardi,et al.  Design and Analysis of Approximate Compressors for Multiplication , 2015, IEEE Transactions on Computers.

[6]  Dursun Baran,et al.  Energy efficient implementation of parallel CMOS multipliers with improved compressors , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[7]  R. Marimuthu,et al.  Design and Analysis of Multiplier Using Approximate 15-4 Compressor , 2017, IEEE Access.

[8]  Fabrizio Lombardi,et al.  A comparative evaluation of approximate multipliers , 2016, 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[9]  Alexandre Yakovlev,et al.  Energy-efficient approximate multiplier design using bit significance-driven logic compression , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[10]  Vojin G. Oklobdzija,et al.  A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.

[11]  Taewhan Kim,et al.  An Optimal Allocation of Carry-Save-Adders in Arithmetic Circuits , 2001, IEEE Trans. Computers.

[12]  Ing-Chao Lin,et al.  High accuracy approximate multiplier with error correction , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).

[13]  Jie Han,et al.  Approximate computing: An emerging paradigm for energy-efficient design , 2013, 2013 18th IEEE European Test Symposium (ETS).

[14]  Alessandro Cilardo,et al.  High Speed Speculative Multipliers Based on Speculative Carry-Save Tree , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Eero P. Simoncelli,et al.  Image quality assessment: from error visibility to structural similarity , 2004, IEEE Transactions on Image Processing.

[16]  S. Al-Sarawi,et al.  Approximate signed binary integer multipliers for arithmetic data value speculation , 2009 .

[17]  John Riordan,et al.  Introduction to Combinatorial Analysis , 1959 .

[18]  Mark Horowitz,et al.  1.1 Computing's energy problem (and what we can do about it) , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[19]  Qiang Xu,et al.  Approximate Computing: A Survey , 2016, IEEE Design & Test.

[20]  D. H. Jacobsohn,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[21]  Chip-Hong Chang,et al.  Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  R. Ravi,et al.  Optimal Circuits for Parallel Multipliers , 1998, IEEE Trans. Computers.

[23]  Semeen Rehman,et al.  Architectural-space exploration of approximate multipliers , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[24]  Mehdi Kamal,et al.  Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Kaushik Roy,et al.  Analysis and characterization of inherent application resilience for approximate computing , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[26]  Paolo Ienne,et al.  Automatic Synthesis of Compressor Trees: Reevaluating Large Counters , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[27]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[28]  Lingamneni Avinash,et al.  Novel Architectures for High-Speed and Low-Power 3-2, 4-2 and 5-2 Compressors , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[29]  Davide De Caro,et al.  Design of Fixed-Width Multipliers With Linear Compensation Function , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  Seok-Bum Ko,et al.  Design of Power and Area Efficient Approximate Multipliers , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.