Qualitative Analysis of CMOS Logic Full Adder and GDI Logic Full Adder using 18 nm FinFET Technology
暂无分享,去创建一个
[1] Israel A. Wagner,et al. Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[2] Michael Loong Peng Tan,et al. Design and implementation of a 1-bit FinFET Full Adder cell for ALU in subthreshold region , 2014, 2014 IEEE International Conference on Semiconductor Electronics (ICSE2014).
[3] Lucky Agarwal,et al. Short channel effects (SCEs) characterization of underlaped dual-K spacer in dual-metal gate FinFET device , 2016, 2016 International Conference on Control, Computing, Communication and Materials (ICCCCM).