Lifetime of CMOS circuits evaluation by means of electro-thermal simulations

An electro-thermal compact model of MOSFET which takes the hot carriers effects into account is presented in this paper. This new compact model evaluates the threshold voltage shift as well as the mobility reduction induced by the increase of the density of states at the Si/SiO2 interface produced by hot carriers. This physical effect depends on the biasing conditions and the temperature of the device. Results obtained on a single transistor are presented and compared to experimental results. Electro-thermal simulations at chip level are presented through a circuit dedicated to effective aging evaluation. Simulation results clearly show how the temperature reduces the lifetime of circuits. This new electro-thermal compact model coupled to our electro-thermal simulation tool offers the possibility to evaluate the lifetime of analog CMOS circuit.

[1]  Chenming Hu,et al.  Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.

[2]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[3]  M. Rencz,et al.  Electro-thermal and Logi-thermal Simulators aimed at the Temperature-aware Design of Complex Integrated Circuits , 2008, 2008 Twenty-fourth Annual IEEE Semiconductor Thermal Measurement and Management Symposium.

[4]  Chenming Hu,et al.  Hot-electron-induced photon and photocarrier generation in Silicon MOSFET's , 1984, IEEE Transactions on Electron Devices.

[5]  F. Hsu,et al.  Relationship between MOSFET degradation and hot-electron-induced interface-state generation , 1984, IEEE Electron Device Letters.

[6]  M. Rudan,et al.  Investigation about the high-temperature impact-ionization coefficient in silicon , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[7]  Ralf Brederlow,et al.  MOS transistor reliability under analog operation , 2000 .

[8]  Geert Van den bosch,et al.  Critical analysis of the substrate hot-hole injection technique , 1994 .

[9]  Y. P. Varshni.  Temperature dependence of the energy gap in semiconductors , 1967 .

[10]  Chenming Hu,et al.  Lucky-electron model of channel hot-electron injection in MOSFET'S , 1984, IEEE Transactions on Electron Devices.

[11]  Jean-Baptiste Kammerer,et al.  Modelling of hot-carrier degradation and its application for analog design for reliability , 2009, Microelectron. J..

[12]  Jean-Baptiste Kammerer,et al.  Direct electro-thermal simulation of integrated circuits using standard CAD tools , 2010, 2010 16th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC).

[13]  Jean-Baptiste Kammerer,et al.  Ageing sensor for analog application , 2009, 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference.

[14]  Chenming Hu,et al.  Electron-trap generation by recombination of electrons and holes in SiO2 , 1987 .

[15]  Jean-Baptiste Kammerer,et al.  3D electro-thermal simulations of analog ICs carried out with standard CAD tools and Verilog-A , 2011, 2011 17th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC).

[16]  E. Xiao.  A design technique to reduce hot carrier effect , 2003, IEEE International Integrated Reliability Workshop Final Report, 2003.

[17]  F.-C. Hsu,et al.  Temperature dependence of hot-electron-induced degradation in MOSFET's , 1984, IEEE Electron Device Letters.

[18]  Jean-Baptiste Kammerer,et al.  Electro-thermal high-level modeling of integrated circuits , 2012, 18th International Workshop on THERMal INvestigation of ICs and Systems.