A CAD framework for co-design and analysis of CMOS-SET hybrid integrated circuits

This paper introduces a CAD framework for co-simulation of hybrid circuits containing CMOS and SET (Single Electron Transistor) devices. An improved analytical model for SET is also formulated and shown to be applicable in both digital and analog domains. Particularly, the extension of the recent MIB model for single/multi gate symmetric/asymmetric device for a wide range of drain to source voltage and temperature is addressed. Circuit level co-simulations are successfully performed by implementing the SET analytical model in Analog Hardware Description Language (AHDL) of a professional circuit simulator SMARTSPICE. Validation at device and circuit level is carried out by Monte-Carlo simulations. Some novel functionality hybrid CMOS-SET circuit characteristics: (i) SET neuron, (ii) Multiple valued logic circuit and (iii) a new Negative Differential Resistance (NDR) circuit, are also predicted by the proposed SET model and analyzed using the new hybrid simulator.

[1]  A. Toriumi,et al.  Programmable single-electron transistor logic for low-power intelligent Si LSI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[2]  A.M. Ionescu,et al.  A quasi-analytical SET model for few electron circuit simulation , 2002, IEEE Electron Device Letters.

[3]  Y. Ono,et al.  Single-electron pass-transistor logic and its application to a binary adder , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[4]  H. Inokawa,et al.  A multiple-valued logic with merged single-electron and MOS transistors , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[5]  A.M. Ionescu,et al.  Modelling and analysis of power dissipation in single electron logic , 2002, Digest. International Electron Devices Meeting,.

[6]  Mircea R. Stan,et al.  A Case for CMOS/nano co-design , 2002, ICCAD 2002.

[7]  Yun Seop Yu,et al.  Macromodeling of single-electron transistors for efficient circuit simulation , 1999 .

[8]  A. Hajimiri,et al.  The Design of Low Noise Oscillators , 1999 .

[9]  K. Matsuzawa,et al.  Analytical Single-Electron Transistor(SET)Model for Design and Analysis of Realistic SET Circuits , 2000 .

[10]  J. E. Brewer,et al.  Extending the road beyond CMOS , 2002 .

[11]  J. E. Mooij,et al.  Negative differential resistance due to single-electron switching , 1999 .

[12]  Kaustav Banerjee,et al.  Few electron devices: towards hybrid CMOS-SET integrated circuits , 2002, DAC '02.