A hybrid NMOS/PMOS capacitor-less low-dropout regulator with fast transient response for SoC applications

Abstract In this paper, a new architecture of a fully integrated low-dropout voltage regulator (LDO) is presented. It is composed of hybrid architecture of NMOS/PMOS power transistors to relax stability requirements and enhance the transient response of the system. The LDO is capable of producing a stable output voltage of 1.1 V from 1.3 V single supply with recovery settling time about 680 nsec. It can supply current from 10 µA to 100 mA consuming quiescent current of 20.5 µA and 95 µA, respectively. It supports load capacitance from 0 to 50 pF with phase margin that increases from 43° at low load (10 µA) to 74° at high load (100 mA) and power supply rejection ratio (PSRR) less than −20 dB up to 100 kHz. The proposed LDO is designed in 130 nm CMOS technology and occupies an area of 0.11 mm2. Post layout simulations show better performance compared with other reported techniques.

[1]  Bertan Bakkaloglu,et al.  A 100-mA, 99.11% Current Efficiency, 2-mVpp Ripple Digitally Controlled LDO With Active Ripple Suppression , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  M. Pasotti,et al.  Power efficient charge pump in deep submicron standard CMOS technology , 2003, Proceedings of the 27th European Solid-State Circuits Conference.

[3]  Ramón González Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  José Silva-Martínez,et al.  External Capacitor-Less Low Drop-Out Regulator With 25 dB Superior Power Supply Rejection in the 0.4–4 MHz Range , 2014, IEEE Journal of Solid-State Circuits.

[5]  Antonio Torralba,et al.  Internally compensated LDO regulator based on the cascoded FVF , 2014, Microelectron. J..

[6]  Chenchang Zhan,et al.  An Output-Capacitor-Free Adaptively Biased Low-Dropout Regulator With Subthreshold Undershoot-Reduction for SoC , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Mohammad Hossein Zarifi,et al.  RF to DC micro-converter in standard CMOS process for on-chip power harvesting applications , 2014 .

[8]  Tsz Yin Man,et al.  A High Slew-Rate Push–Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Hesham F. A. Hamed,et al.  A hybrid NMOS/PMOS low-dropout regulator with fast transient response for SoC applications , 2017, 2017 29th International Conference on Microelectronics (ICM).

[10]  T. Karnik,et al.  Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.

[11]  Wing-Hung Ki,et al.  An NMOS-LDO Regulated Switched-Capacitor DC–DC Converter With Fast-Response Adaptive-Phase Digital Control , 2016, IEEE Transactions on Power Electronics.

[12]  K. Leung,et al.  A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.

[13]  Nasser Masoumi,et al.  High efficiency boost converter with variable output voltage using a self-reference comparator , 2014 .

[14]  Pui Ying Or,et al.  An Output-Capacitorless Low-Dropout Regulator With Direct Voltage-Spike Detection , 2010, IEEE Journal of Solid-State Circuits.

[15]  Pak Kwong Chan,et al.  A 0.9-/spl mu/A Quiescent Current Output-Capacitorless LDO Regulator With Adaptive Power Transistors in 65-nm CMOS , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Edgar Sanchez-Sinencio,et al.  Low Drop-Out Voltage Regulators: Capacitor-less Architecture Comparison , 2014, IEEE Circuits and Systems Magazine.