A scoring methodology for quantitatively evaluating the quality of double patterning technology-compliant layouts
暂无分享,去创建一个
[1] J. Finders,et al. Manufacturing Challenges in Double Patterning Lithography , 2006, 2006 IEEE International Symposium on Semiconductor Manufacturing.
[2] R S Ghaida,et al. Within-Layer Overlay Impact for Design in Metal Double Patterning , 2010, IEEE Transactions on Semiconductor Manufacturing.
[3] Costas J. Spanos,et al. Fundamentals of Semiconductor Manufacturing and Process Control , 2006 .
[4] Andrew B. Kahng,et al. Assessing chip-level impact of double patterning lithography , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).
[5] C. Mack,et al. Seeing double , 2021, Nature Catalysis.
[6] Jo Finders,et al. Patterning 45nm flash/DRAM contact hole mask with hyper-NA immersion lithography and optimized illumination , 2006, SPIE Advanced Lithography.