IS-FPGA : a new symmetric FPGA architecture with implicit scan

Proposes a new and original FPGA architecture with testability facilities. It is first demonstrated that classical FPGA architectures do not allow one to efficiently implement sequential circuits with a scan chain. It is consequently proposed to modify the architecture of classical FPGAs in order to create an implicit-scan chain into the FPGA itself called implicit scan FPGA (IS-FPGA). Using this new FPGA architecture, any sequential circuit implemented into the FPGA is 'implicitly scanned'. An original and optimal implementation of the proposed architecture is given with minimum area overhead and absolutely no delay impact. Additionally the technique is transparent for the user as well as for the FPGA mapping tools. Finally, it is demonstrated that the implicit-scan concept allows 'over-scan' of sequential circuits resulting in highly testable circuits.

[1]  Ping Chen,et al.  Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[2]  Fabrizio Lombardi,et al.  Testing memory modules in SRAM-based configurable FPGAs , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[3]  Fabrizio Lombardi,et al.  An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.

[4]  Yervant Zorian,et al.  Testing the configurable interconnect/logic interface of SRAM-based FPGA's , 1999, DATE '99.

[5]  Fabrizio Lombardi,et al.  Diagnosing Programmable Interconnect Systems for FPGAs , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[6]  Yervant Zorian,et al.  TOF: a tool for test pattern generation optimization of an FPGA application oriented test , 2000, Proceedings of the Ninth Asian Test Symposium.

[7]  Yervant Zorian,et al.  Test of RAM-based FPGA: methodology and application to the interconnect , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[8]  Y. Zorian,et al.  SRAM-based FPGA's: testing the LUT/RAM modules , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[9]  Zvonko G. Vranesic,et al.  Field-Programmable Gate Arrays , 1992 .

[10]  Charles E. Stroud,et al.  Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Michel Renovell,et al.  Analyzing the test generation problem for an application-oriented test of FPGAs , 2000, Proceedings IEEE European Test Workshop.

[12]  Hideo Fujiwara,et al.  Testing for the programming circuit of LUT-based FPGAs , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[13]  Yervant Zorian,et al.  Minimizing the number of test configurations for different FPGA families , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[14]  Fabrizio Lombardi,et al.  Detection of bridging faults in logic resources of configurable FPGAs using I/sub DDQ/ , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[15]  Hideo Fujiwara,et al.  A test methodology for interconnect structures of LUT-based FPGAs , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).