A survey of fault tolerant methodologies for FPGAs

A wide range of fault tolerance methods for FPGAs have been proposed. Approaches range from simple architectural redundancy to fully on-line adaptive implementations. The applications of these methods also differ; some are used only for manufacturing yield enhancement, while others can be used in-system. This survey attempts to provide an overview of the current state of the art for fault tolerance in FPGAs. It is assumed that faults have been previously detected and diagnosed; the methods presented are targeted towards tolerating the faults. A detailed description of each method is presented. Where applicable, the methods are compared using common metrics. Results are summarized to present a succinct, comprehensive comparison of the different approaches.

[1]  Miodrag Potkonjak,et al.  Algorithms for efficient runtime fault recovery on diverse FPGA architectures , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[2]  Miodrag Potkonjak,et al.  On-line fault detection for bus-based field programmable gate arrays , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Dinesh Bhatia,et al.  Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement , 1997, FPL.

[4]  Malgorzata Marek-Sadowska,et al.  FPGA interconnect planning , 2002, SLIP '02.

[5]  Vaughn Betz,et al.  A fast routability-driven router for FPGAs , 1998, FPGA '98.

[6]  Jonathan Rose,et al.  Partial Reconfiguration of FPGA Mapped Designs with Applications to Fault Tolerance and Yield Enhancement , 1997 .

[7]  Patrick Juola,et al.  An approach for the yield enhancement of programmable gate arrays , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[8]  Peter J. Varman,et al.  Fault-tolerant wafer-scale architectures for VLSI , 1982, ISCA '82.

[9]  Roberto Tamassia,et al.  A Network Flow Approach to the Reconfiguration of VLSI Arrays , 1991, IEEE Trans. Computers.

[10]  Charles E. Stroud,et al.  On-Line Fault Tolerance for FPGA Interconnect with Roving STARs , 2001, DFT.

[11]  Hideo Ito,et al.  Defect and fault tolerance SRAM-based FPGAs by shifting the confoguration data , 2000 .

[12]  Shantanu Dutt,et al.  Efficient network-flow based techniques for dynamic fault reconfiguration in FPGAs , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[13]  Abbas El Gamal,et al.  Configuration of VLSI Arrays in the Presence of Defects , 1984, JACM.

[14]  Russell Tessier.  Negotiated A* Routing for FPGAs ∗ , 1998 .

[15]  Shantanu Dutt,et al.  Node-covering based defect and fault tolerance methods for increased yield in FPGAs , 1996, Proceedings of 9th International Conference on VLSI Design.

[16]  Yasuo Kawahara,et al.  Introducing redundancy in field programmable gate arrays , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[17]  Kazuo Nakajima,et al.  Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Russell Tessier,et al.  Tolerating operational faults in cluster-based FPGAs , 2000, FPGA '00.

[19]  A CheathamJason,et al.  A survey of fault tolerant methodologies for FPGAs , 2006 .

[20]  John M. Emmert,et al.  Incremental routing in FPGAs , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[21]  Shantanu Dutt,et al.  Design methodologies for tolerating cell and interconnect faults in FPGAs , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[22]  Shantanu Dutt,et al.  Methodologies for Tolerating Cell and Interconnect Faults in FPGAs , 1998, IEEE Trans. Computers.

[23]  W. Kent Fuchs,et al.  Spare allocation and reconfiguration in large area VLSI , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[24]  Frank B. Manning,et al.  An Approach to Highly Integrated, Computer-Maintained Cellular Arrays , 1977, IEEE Transactions on Computers.

[25]  Shantanu Dutt,et al.  Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[26]  Andrew M. Tyrrell,et al.  The yield enhancement of field-programmable gate arrays , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[27]  Miodrag Potkonjak,et al.  Efficiently supporting fault-tolerance in FPGAs , 1998, FPGA '98.