A high-speed CMOS full-adder cell using a new circuit design technique-adaptively-biased pseudo-NMOS logic

A circuit design technique called adaptively biased pseudo-NMOS logic (APNL) is investigated and used in a differential-type full-adder cell design. Based on the layout and simulation results, the APNL full-adder cell is nearly 80% faster than conventional cascode voltage switch logic (CVSL) and over 30% faster than the domino CVSL circuits, while consuming comparable power and silicon area. An application example of the APNL technique is described.<<ETX>>

[1]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[2]  H. Samueli,et al.  A bit-level pipelined implementation of a CMOS multiplier-accumulator using a new pipelined full-adder cell design , 1989, Eighth Annual International Phoenix Conference on Computers and Communications. 1989 Conference Proceedings.

[3]  J.M.F. van Dijk,et al.  Differential split-level CMOS logic for sub-nanoseconds speeds , 1985 .

[4]  Kazuo Yano,et al.  A 3.8 ns CMOS 16×16 multiplier using complementary pass transistor logic , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[5]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[7]  S. Kayano,et al.  A 14-ns 1-Mbit CMOS SRAM with variable bit organization , 1988 .

[8]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[9]  A. D. Lopez,et al.  A 6.75 ns 16*16 bit multiplier in single-level-metal CMOS technology , 1989 .