Clock Tree Synthesis Based On Rc Delay Balancing

This paper presents a novel clock tree synthesis method based on top down binary tree constructicm, optimal buffer insertion, and bottom up wiring with precise RC delay balancing. The proposed method has achieved near-zero clock skews with minimal clock delays while achileving similar total wire lengths in comparison with previous heuristics.