High-order distortion control using a computational prediction method for device overlay

Abstract. As a result of the continuously shrinking features of the integrated circuit, the overlay budget requirements have become very demanding. Historically, overlay has been performed using metrology targets for process control, and most overlay enhancements were achieved by hardware improvements. However, this is no longer sufficient, and we need to consider additional solutions for overlay improvements in process variation using computational methods. In this paper, we present the limitations of third-order intrafield distortion corrections based on standard overlay metrology and propose an improved method which includes a prediction of the device overlay and corrects the lens aberration fingerprint based on this prediction. For a DRAM use case, we present a computational approach that calculates the overlay of the device pattern using lens aberrations as an additional input, next to the target-based overlay measurement result. Supporting experimental data are presented that demonstrate a significant reduction of the intrafield overlay fingerprint.

[1]  Young-Hoon Kim,et al.  Overlay improvement methods with diffraction based overlay and integrated metrology , 2015, Advanced Lithography.

[2]  Nelson Felix,et al.  Characterization and mitigation of overlay error on silicon wafers with nonuniform stress , 2014, Advanced Lithography.

[3]  Scott J. Bukofsky,et al.  Interaction of pattern orientation and lens quality on CD and overlay errors , 2000, Advanced Lithography.

[4]  Hyun Woo Hwang,et al.  Wafer to wafer overlay control algorithm implementation based on statistics , 2015, Advanced Lithography.

[5]  Christopher J. Progler,et al.  Method to budget and optimize total device overlay , 1999, Advanced Lithography.

[6]  Jeongsu Park,et al.  Overlay metrology for low-k1: challenges and solutions , 2012, Advanced Lithography.

[7]  Paolo Canestrari,et al.  High-order distortion effects induced by extreme off-axis illuminations at hyper NA lithography , 2009, Advanced Lithography.

[8]  Jan Mulkens,et al.  Holistic optimization architecture enabling sub-14-nm projection lithography , 2014 .

[9]  Woo-Sung Han,et al.  In-shot (intra-field) overlay measurement considering overlay mark pattern dependency and illumination source dependency , 2009, Lithography Asia.

[10]  Ki-Ho Baik,et al.  Lens heating impact analysis and controls for critical device layers by computational method , 2013, Advanced Lithography.

[11]  Erez Graitzer,et al.  Intra-field on-product overlay improvement by application of RegC and TWINSCAN corrections , 2015, Advanced Lithography.

[12]  Timothy A. Brunner,et al.  Impact of lens aberrations on optical lithography , 1997, IBM J. Res. Dev..

[13]  Kuldeep Kumar,et al.  Challenges and Solutions for Complex Business Process Management , 2010 .

[14]  Young-Hoon Kim,et al.  Analysis of overlay errors induced by exposure energy in negative tone development process for photolithography , 2014, Advanced Lithography.

[15]  Jan Baselmans,et al.  Full optical column characterization of DUV lithographic projection tools , 2004, SPIE Advanced Lithography.

[16]  Jo Finders,et al.  Image placement error: closing the gap between overlay and imaging , 2005 .

[17]  Eric Janda,et al.  Solution for high-order distortion on extreme illumination condition using computational prediction method , 2015, Advanced Lithography.