VLSI architecture for IEEE 802.5 token-ring LAN controller

A description is given of the architecture of the token-ring LAN controller (TRC) compatible with IEEE 802.5 media access control (MAC) protocol, which integrates a frame transmit/receive hardware, a high-speed protocol processor, a three-channel DMA controller (DMAC) and large-capacity dual-port RAMs. The performance analysis of the frame transmit/receive shows that the TRC is suitable not only for small computers, but also for high-performance applications

[1]  L. Green,et al.  VLSI Node Processor Architecture for Ethernet , 1983, IEEE J. Sel. Areas Commun..

[2]  P. Lou,et al.  A VLSI communication processor designed for testability , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  C. Hull,et al.  An IEEE802.5 compatible LAN controller with on-chip ROM , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.