A 40-mV-Swing Single-Ended Transceiver for TSV with a Switched-Diode RX Termination

A switched-diode termination (SDT) is proposed to implement a low-power transceiver circuit for on-chip single-ended signaling through a through-silicon via (TSV). The channel signal swing is limited to 40 mV by the SDT to reduce the transmitter (TX) power. An inverter-cascade amplifier is used to reduce the receiver (RX) power. The SDT consists of an nMOS diode and a pMOS diode, which are connected in a series between power rails through the RX input node. Only one of these two diodes is switched on depending on the RX output data, which eliminates the short-circuit current of the center-tap resistor termination. Inverter feedback is applied to the cascade amplifier of the RX to increase the bandwidth from 0.9 to 5.0 GHz. The transceiver in the 65-nm CMOS process combined with an emulated five-stack TSV on the same chip works at 8 Gb/s with 149 fJ/b/pF and a 1.2-V supply.

[1]  Paul D. Franzon,et al.  Design Considerations and Benefits of Three-Dimensional Ternary Content Addressable Memory , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[2]  Paresh Limaye,et al.  Design issues and considerations for low-cost 3D TSV IC technology , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[3]  Young-Hyun Jun,et al.  A 40nm 7Gb/s/pin single-ended transceiver with jitter and ISI reduction techniques for high-speed DRAM interface , 2010, 2010 Symposium on VLSI Circuits.

[4]  So-Ra Kim,et al.  8Gb 3D DDR3 DRAM using through-silicon-via technology , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Young-Hyun Jun,et al.  A 1.2V 12.8GB/s 2Gb mobile Wide-I/O DRAM with 4×128 I/Os using TSV-based stacking , 2011, 2011 IEEE International Solid-State Circuits Conference.

[6]  Eisse Mensink,et al.  Power Efficient Gigabit Communication Over Capacitively Driven RC-Limited On-Chip Interconnects , 2010, IEEE Journal of Solid-State Circuits.

[7]  Jae-Yoon Sim,et al.  An on-chip TSV emulation using metal bar surrounded by metal ring to develop interface circuits , 2012, 2012 International SoC Design Conference (ISOCC).

[8]  Byungsub Kim,et al.  A Channel Model of Scaled RC-dominant Wires for High-Speed Wireline Transceiver Design , 2013 .

[9]  Luca Benini,et al.  Design Issues and Considerations for Low-Cost 3-D TSV IC Technology , 2010, IEEE Journal of Solid-State Circuits.

[10]  Yong Liu,et al.  A compact low-power 3D I/O in 45nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.