A 40-mV-Swing Single-Ended Transceiver for TSV with a Switched-Diode RX Termination
暂无分享,去创建一个
Byungsub Kim | Hong-June Park | Jae-Yoon Sim | Seung-Jun Bae | Young-Soo Sohn | Il-Min Yi | Soo-Min Lee | Jung-Hwan Choi
[1] Paul D. Franzon,et al. Design Considerations and Benefits of Three-Dimensional Ternary Content Addressable Memory , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[2] Paresh Limaye,et al. Design issues and considerations for low-cost 3D TSV IC technology , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[3] Young-Hyun Jun,et al. A 40nm 7Gb/s/pin single-ended transceiver with jitter and ISI reduction techniques for high-speed DRAM interface , 2010, 2010 Symposium on VLSI Circuits.
[4] So-Ra Kim,et al. 8Gb 3D DDR3 DRAM using through-silicon-via technology , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[5] Young-Hyun Jun,et al. A 1.2V 12.8GB/s 2Gb mobile Wide-I/O DRAM with 4×128 I/Os using TSV-based stacking , 2011, 2011 IEEE International Solid-State Circuits Conference.
[6] Eisse Mensink,et al. Power Efficient Gigabit Communication Over Capacitively Driven RC-Limited On-Chip Interconnects , 2010, IEEE Journal of Solid-State Circuits.
[7] Jae-Yoon Sim,et al. An on-chip TSV emulation using metal bar surrounded by metal ring to develop interface circuits , 2012, 2012 International SoC Design Conference (ISOCC).
[8] Byungsub Kim,et al. A Channel Model of Scaled RC-dominant Wires for High-Speed Wireline Transceiver Design , 2013 .
[9] Luca Benini,et al. Design Issues and Considerations for Low-Cost 3-D TSV IC Technology , 2010, IEEE Journal of Solid-State Circuits.
[10] Yong Liu,et al. A compact low-power 3D I/O in 45nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.