Surrogate-Model-Based Analysis of Analog Circuits—Part II: Reliability Analysis

This paper presents a reliability simulation framework based on surrogate modeling. A novel methodology has been developed, which integrates variability analysis with the reliability concepts by employing transistor drain-current surrogate models in terms of crucial process parameters, bias voltages, temperature, and time. Simulation techniques using these models enables exploration of the effects of time-based degradation on analog circuits. The analysis of a differential amplifier at the 65-nm technology node reveals that the dc current is reduced by around 10% in ten years. The tool is used to demonstrate how the biasing structures of analog circuits can be designed to boost aging resilience.

[1]  Xiaojun Li,et al.  Compact Modeling of MOSFET Wearout Mechanisms for Circuit-Reliability Simulation , 2008, IEEE Transactions on Device and Materials Reliability.

[2]  Xiaojun Li,et al.  Electronic circuit reliability modeling , 2006, Microelectron. Reliab..

[3]  N.K. Jha,et al.  NBTI degradation and its impact for analog circuit reliability , 2005, IEEE Transactions on Electron Devices.

[4]  Georges G. E. Gielen,et al.  Efficient reliability simulation of analog ICs including variability and time-varying stress , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[5]  Georges G. E. Gielen,et al.  Variability-aware reliability simulation of mixed-signal ICs with quasi-linear complexity , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[6]  Yu Cao,et al.  The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Yu Cao,et al.  Modeling and minimization of PMOS NBTI effect for robust nanometer design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[8]  H. Levi,et al.  Improvement of aging simulation of electronic circuits using behavioral modeling , 2006, IEEE Transactions on Device and Materials Reliability.

[9]  Jun Dai,et al.  Reliability Simulation and Circuit-Failure Analysis in Analog and Mixed-Signal Applications , 2009, IEEE Transactions on Device and Materials Reliability.

[10]  L. Pantisano,et al.  Hot carrier degradation on n-channel HfSiON MOSFETs: effects on the device performance and lifetime , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[11]  Xiaojun Li,et al.  A new SPICE reliability simulation method for deep submicrometer CMOS VLSI circuits , 2006, IEEE Transactions on Device and Materials Reliability.

[12]  Richard B. Brown,et al.  Analog Circuit Design Methodologies to Improve Negative-Bias Temperature Instability Degradation , 2010, 2010 23rd International Conference on VLSI Design.

[13]  J. Martin-Martinez,et al.  Time-Dependent Variability Related to BTI Effects in MOSFETs: Impact on CMOS Differential Amplifiers , 2009, IEEE Transactions on Device and Materials Reliability.

[14]  Zhenyu Qi,et al.  NBTI resilient circuits using adaptive body biasing , 2008, GLSVLSI '08.

[15]  M.A. Alam,et al.  Theory of interface-trap-induced NBTI degradation for reduced cross section MOSFETs , 2006, IEEE Transactions on Electron Devices.

[16]  Georges G. E. Gielen,et al.  An analytical model for hot carrier degradation in nanoscale CMOS suitable for the simulation of degradation in analog IC applications , 2008, Microelectron. Reliab..

[17]  Guido Groeseneken,et al.  Simulation of the hot-carrier degradation in short channel transistors with high-K dielectric , 2010 .

[18]  M. B. Steer,et al.  Surrogate-Model-Based Analysis of Analog Circuits—Part I: Variability Analysis , 2011, IEEE Transactions on Device and Materials Reliability.

[19]  Jean-Baptiste Kammerer,et al.  Modelling of hot-carrier degradation and its application for analog design for reliability , 2009, Microelectron. J..

[20]  Yu Cao,et al.  Compact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology , 2007, IEEE Transactions on Device and Materials Reliability.

[21]  Lanny L. Lewyn.  Physical design and reliability issues in nanoscale analog CMOS technologies , 2009, 2009 NORCHIP.