Electrical linewidth test structures fabricated in monocrystalline films for reference-material applications

The physical widths of reference features incorporated into electrical linewidth test structures patterned in films of monocrystalline silicon have been determined from Kelvin voltage measurements. The films in which the test structures are patterned are electrically insulated from the bulk-silicon substrate by a layer of silicon dioxide provided by SIMOX (Separation by the IMplantation of OXygen) processing. The motivation is to facilitate the development of linewidth reference materials for critical-dimension (CD) metrology-instrument calibration. The selection of the (110) orientation of the starting silicon and the orientation of the structures' features relative to the crystal lattice enable a lattice-plane-selective etch to generate reference-feature properties of rectangular cross section and atomically planar sidewalls. These properties are highly desirable for CD applications in which feature widths are certified with nanometer-level uncertainty for use by a diverse range of CD instruments. End applications include the development and calibration of new generations of CD instruments directed at controlling processes for manufacturing devices having sub-quarter-micrometer features.

[1]  S. Ghandhi.  VLSI fabrication principles : sil-icon and gallium arsenide , 1994 .

[2]  Jeffry J. Sniegowski,et al.  Reference-length shortening by Kelvin voltage taps in linewidth test structures replicated in monocrystalline silicon films , 1997, 1997 IEEE International Conference on Microelectronic Test Structures Proceedings.

[3]  Loren W. Linholm,et al.  Hybrid optical-electrical overlay test structure [for CMOS] , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[4]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[5]  George K. Celler,et al.  Buried Oxide and Silicide Formation by High-Dose Implantation in Silicon , 1992 .

[6]  M. W. Cresswell,et al.  Hybrid optical-electrical overlay test structure , 1997 .

[7]  Richard A. Allen,et al.  Recent Developments in Electrical Linewidth and Overlay Metrology for Integrated Circuit Fabrication Processes , 1996 .

[8]  R. Allen,et al.  A new test structure for the electrical measurement of the width of short features with arbitrarily wide voltage taps , 1992, IEEE Electron Device Letters.

[9]  Kouji Toyoda,et al.  New submicron dimension reference for electron-beam metrology system , 1994 .

[10]  L. J. V. D. Pauw.  A METHOD OF MEASURING SPECIFIC RESISTIVITY AND HALL EFFECT OF DISCS OF ARBITRARY SHAPE , 1991 .

[11]  Martin G. Buehler,et al.  A numerical analysis of various cross sheet resistor test structures , 1977 .

[12]  T. Hatsuzawa,et al.  Critical dimension measurements by electron and optical beams for the establishment of linewidth standards , 1992, ICMTS 92 Proceedings of the 1992 International Conference on Microelectronic Test Structures.

[13]  Katsutoshi Izumi,et al.  C.M.O.S. devices fabricated on buried SiO2 layers formed by oxygen implantation into silicon , 1978 .

[14]  W. R. Thurber,et al.  An Experimental Study of Various Cross Sheet Resistor Test Structures , 1978 .