A 2.5Gbps serial-link data transceiver in a 0.35 /spl mu/m digital CMOS technology
暂无分享,去创建一个
[1] Wei-Zen Chen,et al. A 2.5 Gbps CMOS data serializer , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.
[2] M. Robinson,et al. A low jitter, low power, CMOS 1.25-3.125Gbps transceiver , 2001, Proceedings of the 27th European Solid-State Circuits Conference.
[3] John G. Maneatis. PLL Based on Self-Biased Techniques , 1996 .
[4] Chih-Kong Ken Yang,et al. A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling , 1998 .
[5] Chih-Kong Ken Yang,et al. A 0.8-/spl mu/m CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links , 1996 .
[6] E. Sackinger,et al. A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receivers , 2000, IEEE Journal of Solid-State Circuits.
[7] M. Horowitz,et al. - A 0 . 8pm CMOS 2 . 5 Gb / s Oversampling Receiver and Transmitter for Serial Links , 1999 .
[8] J.G. Maneatis,et al. Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[9] M. Horowitz,et al. A 0 . 5m CMOS 4 . 0-Gbit / s Serial Link Transceiver with Data Recovery Using Oversampling , 1998 .