Synthesis Methods of Baugh-Wooley Multiplier and Non-restoring Divider to Enhance Primitive’s Results of QCA Circuits

As a semiconductor industry continues growing toward miniaturization and high speed, it is challenged by the rising uncertainties in the scaling for further devices shrink in the nanometer scale. Scaling leads to quantum effect at the nanoscale. Quantum dot cellular automata (QCA) is the alternative approach to synthesize the digital logic circuits with high density and high computation speed. In this paper, an accurate approach to synthesize and optimize the Baugh-Wooley multiplier and non-restoring divider in the presence of QCA technology has been proposed. The proposed designs are robust and utilize a wire-crossing type of single layer, with minimal clock phasing. The synthesis approach and optimization are perfectly scalable across layout construction of designs and can find better primitive’s results of QCA circuit performance.

[1]  Bibhash Sen,et al.  Testable Novel Parity-Preserving Reversible Gate and Low-Cost Quantum Decoder Design in 1D Molecular-QCA , 2017, J. Circuits Syst. Comput..

[2]  Earl E. Swartzlander,et al.  Adder and Multiplier Design in Quantum-Dot Cellular Automata , 2009, IEEE Transactions on Computers.

[3]  Earl E. Swartzlander,et al.  Parallel multipliers for Quantum-Dot Cellular Automata , 2009, 2009 IEEE Nanotechnology Materials and Devices Conference.

[4]  Tao Qin,et al.  Design of non-restoring binary array divider in quantum-dot cellular automata , 2014 .

[5]  Debasis Mitra,et al.  Design of a practical fault-tolerant adder in QCA , 2016, Microelectron. J..

[6]  P. D. Tougaw,et al.  Logical devices implemented using quantum cellular automata , 1994 .

[7]  Mohammad Mohammadi,et al.  An efficient design of full adder in quantum-dot cellular automata (QCA) technology , 2016, Microelectron. J..

[8]  Ashutosh Kumar Singh,et al.  Design of non‐restoring binary array divider in majority logic‐based QCA , 2016 .

[9]  Mohammad Mohammadi,et al.  Design of non-restoring divider in quantum-dot cellular automata technology , 2017, IET Circuits Devices Syst..

[10]  Stefania Perri,et al.  Design of efficient QCA multiplexers , 2016, Int. J. Circuit Theory Appl..

[11]  Mostafa Rahimi Azghadi,et al.  Restoring and non-restoring array divider designs in Quantum-dot Cellular Automata , 2015, Inf. Sci..

[12]  Stefania Perri,et al.  Area-Delay Efficient Binary Adders in QCA , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Keivan Navi,et al.  An Efficient Quantum-Dot Cellular Automata Full Adder Based on a New Convertible 7-Input Majority-Not Gate , 2020, IETE Journal of Research.

[14]  Bibhash Sen,et al.  Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantum-Dot Cellular Automata Nano Circuits , 2016 .

[15]  K. Sridharan,et al.  Design of a Multiplier in QCA , 2015 .

[16]  Vassil S. Dimitrov,et al.  Computer arithmetic structures for quantum cellular automata , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[17]  Wolfgang Porod,et al.  Quantum cellular automata , 1994 .

[18]  Milad Sangsefidi,et al.  Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone-Based Crossover , 2015, IEEE Transactions on Nanotechnology.

[19]  T.J. Dysart,et al.  > Replace This Line with Your Paper Identification Number (double-click Here to Edit) < 1 , 2001 .