论文信息 - Algorithms based on all-digital phase-locked loop for fast-locking and spur free

Algorithms based on all-digital phase-locked loop for fast-locking and spur free

Settling time and spur of phase-locked loop (PLL) are important issues in wireless communication systems and worth to be studied. In order to reduce settling time and mitigate spurs in all-digital PLL, some algorithms are presented. The proposed fast-locking algorithm adopts optimized AFC (automatic frequency control) technique with dynamic bandwidth method that doesn't need to calibrate circuits compared to conventional OTW (oscillator turning word) estimating method. A Multi-bits LSB Dithering module is proposed to further suppress fractional spur caused by SDM (sigma-delta modulator) periodic output. A DEM module is applied to weaken the nonlinearity resulted from varactor mismatch and therefore improve the spur performance. Simulation results show that the improvement of settling time is about 27%~72% compared to the ADPLL without fast-locking algorithms. The spur free algorithms are also verified.

Wei Li | Wei Xu

[1] Yu Wang,et al. Fast-locking all-digital phase-locked loop with digitally controlled oscillator tuning word estimating and presetting , 2010, IET Circuits Devices Syst..

[2] Wei-Zen Chen,et al. A 7.1 mW, 10 GHz All Digital Frequency Synthesizer With Dynamically Reconfigured Digital Loop Filter in 90 nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[3] Robert Bogdan Staszewski,et al. Design of Spur-Free $\Sigma\Delta$ Frequency Tuning Interface for Digitally Controlled Oscillators , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4] Enrico Temporiti,et al. A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.