An improved etching process used for the fabrication of submicron Nb/AlO/sub x//Nb Josephson junctions
暂无分享,去创建一个
[1] I. Kurosawa,et al. A speedup method of a high-speed direct-coupled Josephson logic gate , 1993, IEEE Transactions on Applied Superconductivity.
[2] Itaru Kurosawa,et al. Nb/Al-oxide/Nb Tunnel Junctions for Josephson Integrated Circuits , 1986 .
[3] M. Garber,et al. Submicron NbN/MgO/NbN Josephson Tunnel Junctions and their Application to the Logic Circuit , 1992 .
[4] Jaap Flokstra,et al. Fabrication of Nb/Al,AlOx/Al/Nb Josephson tunnel junctions using reactive ion etching in SF6 , 1993 .
[5] Masahiro Aoyagi,et al. A 1 µm Cross-Line Junction Process , 1986 .
[6] William J. Gallagher,et al. Sub‐μm, planarized, Nb‐AlOx‐Nb Josephson process for 125 mm wafers developed in partnership with Si technology , 1991 .
[7] Hiroshi Nakagawa,et al. A Josephson 4 bit RALU for a prototype computer , 1989 .
[8] A submicrometer Nb/AlO(x)/Nb Josephson junction , 1988 .