A linearity improvement technique for a class-AB CMOS Power Amplifier with a direct feedback path
暂无分享,去创建一个
[1] A. Hajimiri,et al. A 24-GHz, +14.5-dBm fully integrated power amplifier in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.
[2] A. Samelis,et al. Efficiency improvement techniques at low power levels for linear CDMA and WCDMA power amplifiers , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).
[3] A. Hajimiri,et al. A 24GHz, +14.5dBm fully-integrated power amplifier in 0.18 /spl mu/m CMOS , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).
[4] Arya Behzad,et al. A single-chip 2.4GHz double cascode power amplifier with switched programmable feedback biasing under multiple supply voltages in 65nm CMOS for WLAN application , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.
[5] L.E. Larson,et al. A capacitance-compensation technique for improved linearity in CMOS class-AB power amplifiers , 2004, IEEE Journal of Solid-State Circuits.
[6] Huey-Ru Chuang,et al. A 0.25-μm 20-dBm 2.4-GHz CMOS power amplifier with an integrated diode linearizer , 2003 .