Systematic Design of Sigma-Delta Analog-to-Digital Converters describes the issues related to the sigma-delta analog-to-digital converters (ADCs) design in a systematic manner: from the top level of abstraction represented by the filters defining signal and noise transfer functions (STF, NTF), passing through the architecture level where topology-related performance is calculated and simulated, and finally down to parameters of circuit elements like resistors, capacitors, and amplifier transconductances used in individual integrators. The systematic approach allows the evaluation of different loop filters (order, aggressiveness, discrete-time or continuous-time implementation) with quantizers varying in resolution. Topologies explored range from simple single loops to multiple cascaded loops with complex structures including more feedbacks and feedforwards. For differential circuits, with switched-capacitor integrators for discrete-time (DT) loop filters and active-RC for continuous-time (CT) ones, the passive integrator components are calculated and the power consumption is estimated, based on top-level requirements like harmonic distortion and noise budget. This unified, systematic approach to choosing the best sigma-delta ADC implementation for a given design target yields an interesting solution for a high-resolution, broadband (DSL-like) ADC operated at low oversampling ratio, which is detailed down to transistor-level schematics. The target audience of Systematic Design of Sigma-Delta Analog-to-Digital Converters are engineers designing sigma-delta ADCs and/or switched-capacitor and continuous-time filters, both beginners and experienced. It is also intended for students/academics involved in sigma-delta and analog CAD research.
[1]
Lucien Breems,et al.
Continuous-Time Sigma-Delta Modulation for IF A/D Conversion in Radio Receivers
,
2001
.
[2]
R. Schreier,et al.
Delta-sigma modulators employing continuous-time circuitry
,
1996
.
[3]
W. Sansen,et al.
A 1.5-V-100-/spl mu/W /spl Delta//spl Sigma/ modulator with 12-b dynamic range using the switched-opamp technique
,
1997
.
[4]
W. Snelgrove,et al.
Excess loop delay in continuous-time delta-sigma modulators
,
1999
.
[5]
Eduard Stikvoort,et al.
Digital Dynamic Range Compressor for Audio
,
1986
.
[6]
G. Temes.
Delta-sigma data converters
,
1994
.
[7]
Christofer Toumazou,et al.
Switched current circuit design techniques for single-bit, high speed sigma-delta modulators
,
1994
.
[8]
Maurits Ortmanns,et al.
On the synthesis of cascaded continuous-time /spl Sigma//spl Delta/ modulators
,
2001,
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[9]
E.J. van der Zwan,et al.
A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range
,
1996,
1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[10]
Robert W. Adams,et al.
Design and Implementation of an Audio 18-Bit Analog-to-Digital Converter Using Oversampling Techniques
,
1986
.
[11]
Fabrizio Stefani,et al.
Reducing the power consumption inhigh-speed Sigma Delta bandpass modulators
,
2001
.