Satisfiability Models for Maximum Transition Power

A satisfiability-based technique for symbolic modeling of event propagation in a circuit is presented in this paper which captures the events in the internal nodes of the circuit with a high level of detail. The model is used to accurately measure the peak single cycle transition power consumption in combinational and sequential circuits, which is closely affected by the switching activity in the circuit. Our technique is scalable, and adapts easily to ever increasing sizes of the custom cells (building blocks) in today's industry, without compromising on accuracy and correctness.

[1]  Sanjukta Bhanja,et al.  Estimation of switching activity in sequential circuits using dynamic Bayesian networks , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[2]  Michael S. Hsiao,et al.  Effects of delay models on peak power estimation of VLSI sequential circuits , 1997, ICCAD 1997.

[3]  Kaushik Roy,et al.  Estimation of maximum power for sequential circuits considering spurious transitions , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[4]  Massoud Pedram,et al.  Estimation of peak power dissipation in VLSI circuits using thelimiting distributions of extreme order statistics , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Sung-Mo Kang,et al.  Estimation of maximum transition counts at internal nodes in CMOS VLSI circuits , 1995, ICCAD.

[6]  Kurt Keutzer,et al.  Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Edmund M. Clarke,et al.  Model Checking , 1999, Handbook of Automated Reasoning.

[8]  Ibrahim N. Hajj,et al.  Maximum current estimation in CMOS circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[9]  Farid N. Najm.  Low-pass filter for computing the transition density in digital circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Chi-Ying Tsui,et al.  Gate-level power estimation using tagged probabilistic simulation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  M. Hsiao.  Peak power estimation using genetic spot optimization for large VLSI circuits , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[12]  Enrico Macii,et al.  Computing the Maximum Power Cycles of a Sequential Circuit , 1995, 32nd Design Automation Conference.

[13]  Kurt Keutzer,et al.  Estimation of average switching activity in combinational logic circuits using symbolic simulation , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Farid N. Najm,et al.  Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuitsy , 1995, 32nd Design Automation Conference.

[15]  Kaushik Roy,et al.  Maximum power estimation for CMOS circuits using deterministic and statistical approaches , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Tracy Larrabee,et al.  Test pattern generation using Boolean satisfiability , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Igor L. Markov,et al.  PBS: A Backtrack-Search Pseudo-Boolean Solver and Optimizer , 2000 .

[18]  Fadi A. Aloul,et al.  Estimation of the weighted maximum switching activity in combinational CMOS circuits , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[19]  Kurt Keutzer,et al.  Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.