FPGA Soft Error Recovery Mechanism with Small Hardware Overhead
暂无分享,去创建一个
We propose a low hardware overhead mechanism for internal FPGA configuration check and repair. The approach is effective against soft errors in the configuration memory (i.e., the errors caused by high energy radiation also known as Single Event Upsets). The proposed recovery mechanism occupies less hardware resources and has the shortest fault recovery time than the solutions reported so far.
[1] K. Chapman. SEU Strategies for Virtex-5 Devices , 2010 .
[2] M. Wirthlin,et al. Fault Tolerant ICAP Controller for High-Reliable Internal Scrubbing , 2008, 2008 IEEE Aerospace Conference.