VIS Analyzer: A Visual Assistant for VIS Verification and Analysis

Formal verification plays an important role in demonstrating the quality of safety-critical systems such as nuclear power plants. We have used the VIS verification system to determine behavioral equivalence between two successive revisions in developing the KNICS RPS (Reactor Protection System) in Korea. The VIS accepts a high-level programming language Verilog as input, and its verification results contain valuable information about one reason of the failure. However the VIS offers no graphical interface, and partially displays relevant information necessary to understand the full verification scenario accurately. Many nuclear engineers and verification experts found the information insufficient, and it makes hard to the wide use of the VIS verification system in industry. This paper proposes the VIS Analyzer, a visual assistant for VIS verification and analysis, which can help nuclear engineers take full benefits of VIS without being overwhelmed by incomplete and low-level details. The VIS Analyzer automates the VIS verification processes such as equivalence checking and model checking, and displays the verification results in visual formats. We used a recent case study introduced in to demonstrate its effectiveness and usefulness.

[1]  Juliana Freire,et al.  VisComplete: Automating Suggestions for Visualization Pipelines , 2008, IEEE Transactions on Visualization and Computer Graphics.

[2]  Peter Neumann,et al.  Safeware: System Safety and Computers , 1995, SOEN.

[3]  Mauro Pezzè,et al.  Software testing and analysis - process, principles and techniques , 2007 .

[4]  R D Meyer,et al.  Visualization of data. , 2000, Current opinion in biotechnology.

[5]  Mitchell A. Thornton,et al.  PLFire: a visualization tool for asynchronous phased logic designs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Edmund M. Clarke,et al.  Model Checking , 1999, Handbook of Automated Reasoning.

[7]  Daniel H. Linder,et al.  Phased Logic Supporting the Synchronous Design Paradigm with Delay-Insensitive Circuitry , 1996, IEEE Trans. Computers.

[8]  Junbeom Yoo,et al.  Formal Modeling and Verification of Safety-Critical Software , 2009, IEEE Software.

[9]  Karen L. Butler,et al.  Visualization for shipboard power systems , 2003, 36th Annual Hawaii International Conference on System Sciences, 2003. Proceedings of the.

[10]  Junbeom Yoo,et al.  A Verification Framework for FBD Based Software in Nuclear Power Plants , 2008, 2008 15th Asia-Pacific Software Engineering Conference.

[11]  Donald E. Thomas,et al.  The Verilog® Hardware Description Language , 1990 .

[12]  Ilan Beer,et al.  RuleBase: an industry-oriented formal verification tool , 1996, DAC '96.