TSV reveal etch for 3D integration

In via-first and via-mid TSV integration flows, Si must be removed from the backside of the wafer to make contact with the bottom of the TSVs. This operation is performed using a mechanical grind followed by a reveal etch. We show the results of TSV reveal using both a wet and dry etch. A set of measurements is performed on the TSV wafers and the bonded stack to select etch parameters to achieve the desired TSV reveal height after the etch. We show that even extremely tight process control of the TSV etch, wafer grind, bond layer, carrier wafer thickness, and thinning etch will occasionally produce via heights that vary too much across the wafer and wafer to wafer. A CMP process is proposed that makes the thinning process simpler.

[1]  Eric Beyne,et al.  Metrology and inspection for process control during bonding and thinning of stacked wafers for manufacturing 3D SIC's , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[2]  Shan Gao,et al.  Advanced wafer thinning and handling for through silicon via technology , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[3]  Wei Wang,et al.  A route towards production-worthy 5 µm × 25 µm and 1 µm × 20 µm non-Bosch through-silicon-via (TSV) etch, TSV metrology, and TSV integration , 2009, 2009 IEEE International Conference on 3D System Integration.

[4]  Shan Gao,et al.  Novel thinning/backside passivation for substrate coupling depression of 3D IC , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).