PSL AND SVA: TWO STANDARD ASSERTION LANGUAGES ADDRESSING COMPLEMENTARY ENGINEERING NEEDS

[1]  Cindy Eisner,et al.  A methodology for formal design of hardware control with application to cache coherence protocols , 2000, Proceedings 37th Design Automation Conference.

[2]  Fred Kröger,et al.  Temporal Logic of Programs , 1987, EATCS Monographs on Theoretical Computer Science.

[3]  Edmund M. Clarke,et al.  Using Branching Time Temporal Logic to Synthesize Synchronization Skeletons , 1982, Sci. Comput. Program..

[4]  Mark Moulin,et al.  Formal Verification of Maneuvering Target Tracking , 2003 .