Quaternary High Performance Arithmetic Logic Unit Design

Arithmetic operations in digital signal processing applications suffer from problems including propagation delay and circuit complexity. QSD number representation allows a method of fast addition/subtraction because the carry propagation chains are eliminated and hence it reduces the propagation time in comparison with common radix 2 system. Here we propose an arithmetic unit based on QSD number system based on quaternary system. The proposed design is developed using VHDL and implemented on FPGA device and results are compared with conventional arithmetic unit. The implementation of quaternary addition and multiplication results in a fix delay independent of the number of digits. Operations on a large number of digits such as 64, 128, or more, can be implemented with constant delay and less complexity.

[1]  S.H.-L. Tu,et al.  Skew-Tolerant Domino Techniques for High-Speed Baugh-Wooley Multiplier Circuit Design , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[2]  Dimitrios Soudris,et al.  The circuit design of multiple-valued logic voltage-mode adders , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[3]  Howard E. Michel,et al.  Multivalued Optical Parallel Computation Using an Optical Programmable Logic Array , 2000, Informatica.

[4]  J. U. Ahmed,et al.  Multiplier design using RBSD number system , 1993, Proceedings of the IEEE 1993 National Aerospace and Electronics Conference-NAECON 1993.

[5]  Kenneth G. Ricks,et al.  Quaternary Arithmetic Logic Unit on a Programmable Logic Device , 2003, PDPTA.

[6]  A. Avizeinis,et al.  Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .

[7]  Koichi Tanno,et al.  VLSI design of a quaternary multiplier with direct generation of partial products , 1997, Proceedings 1997 27th International Symposium on Multiple- Valued Logic.

[8]  Hideo Ito,et al.  Design of defect tolerant Wallace multiplier , 2005, 11th Pacific Rim International Symposium on Dependable Computing (PRDC'05).

[9]  Milos D. Ercegovac,et al.  On digit-recurrence division implementations for field programmable gate arrays , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.

[10]  Hiroto Yasuura,et al.  High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree , 1985, IEEE Transactions on Computers.

[11]  D.G. Wakde,et al.  Multi-digit quaternary adder on programmable device : Design & verification , 2008, 2008 International Conference on Electronic Design.

[12]  A. K. Cherri.  Canonical quaternary arithmetic based on optical content-addressable memory (CAM) , 1996, Proceedings of the IEEE 1996 National Aerospace and Electronics Conference NAECON 1996.

[13]  Algirdas Avizienis,et al.  Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..