Effect of Arrangement of Input Gates on Logic Switching Characteristics of Nanodot Array Device

[1]  Hiroshi Inokawa,et al.  Full adder operation based on Si nanodot array device , 2009, 2008 IEEE Silicon Nanoelectronics Workshop.

[2]  Hiroshi Inokawa,et al.  Silicon single-electron devices , 1999 .

[3]  Y. Momiyama,et al.  Direct Evaluation of Gate Line Edge Roughness Impact on Extension Profiles in Sub-50-nm n-MOSFETs , 2006, IEEE Transactions on Electron Devices.

[4]  Yasuo Takahashi,et al.  Multifunctional Device Using Nanodot Array , 2006 .

[5]  Yasuo Takahashi,et al.  Multigate single-electron transistors and their application to an exclusive-OR gate , 2000 .

[6]  A. Chin,et al.  The power of functional scaling: beyond the power consumption challenge and the scaling roadmap , 2005, IEEE Circuits and Devices Magazine.

[7]  Hiroshi Inokawa,et al.  Manipulation and detection of single electrons for future information processing , 2005 .

[8]  Hiroshi Inokawa,et al.  Silicon nanodot-array device with multiple gates , 2008 .

[9]  Hiroshi Inokawa,et al.  A Single-Electron-Transistor Logic Gate Family for Binary, Multiple-Valued and Mixed-Mode Logic( New System Paradigms for Integrated Electronics) , 2004 .

[10]  Y. Yu,et al.  Single-Electron-Based Flexible Multivalued Exclusive- or Logic Gate , 2009 .

[11]  A. Asenov,et al.  Simulation Study of Individual and Combined Sources of Intrinsic Parameter Fluctuations in Conventional Nano-MOSFETs , 2006, IEEE Transactions on Electron Devices.

[12]  H. Inokawa,et al.  Single-Electron Device With Si Nanodot Array and Multiple Input Gates , 2009, IEEE Transactions on Nanotechnology.

[13]  Yasuo Takahashi,et al.  Fabrication technique for Si single-electron transistor operating at room temperature , 1995 .

[14]  Yasuo Takahashi,et al.  Suppression of Effects of Parasitic Metal-Oxide-Semiconductor Field-Effect Transistors on Si Single-Electron Transistors , 1998 .

[15]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[16]  Yasuo Takahashi,et al.  Mechanism of Potential Profile Formation in Silicon Single-Electron Transistors Fabricated Using Pattern-Dependent Oxidation , 2001 .

[17]  Siegfried Selberherr,et al.  A comparative study of single-electron memories , 1998 .