论文信息 - Testability of a VLSI Systolic Array

Testability of a VLSI Systolic Array

A test strategy is described for a recent bit-level systolic array design. The test vectors are simple, being only of order n for an nxn array, and comparators on or off the chip compress the results into pass/fail signals.

W R Moore | V Bawa

[1] W. R. Moore. Switching circuits for yield-enhancement of an array chip , 1984 .

[2] R. B. Urquhart,et al. Systolic matrix and vector multiplication methods for signal processing , 1984 .