Testability of a VLSI Systolic Array
暂无分享,去创建一个
A test strategy is described for a recent bit-level systolic array design. The test vectors are simple, being only of order n for an nxn array, and comparators on or off the chip compress the results into pass/fail signals.