Studies on electrical performance and thermal stress of a silicon interposer with TSVs

The silicon interposer had been desired to have high Imput/Output (I/O) counts and fine wirings such as the global wiring of devices. High integration of several chips on the silicon interposer will realize a high performance silicon module same as System on Chip (SoC). We previously reported the fabrication process of TSVs and fine Cu wirings on a silicon interposer and the results of reliability test [1] [2]. Furthermore in order to reduce the stress at the 2nd level interconnection, we evaluated Trenched Air Gap (TAG)-TSV, which were fabricated by silicon etching around Cu-TSVs as a stress relief function [3]. In this reports, we focused on the properties of the silicon interposer. We evaluated the electrical performance of TAG-TSVs by measurement of S21 parameter. In addition, in order to obtain the stability of Power/Ground delivery we evaluated the fusing current of the fine Cu wiring and compared with that of Al spatter wiring. Furthermore we reported thermal stress measured with piezoresistive sensor which was mounted on the silicon interposer.

[1]  Satoru Kuramochi,et al.  High-density packaging technologies on silicon substrates , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[2]  Y. Yamaji,et al.  Process integration of 3D chip stack with vertical interconnection , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[3]  S. Muthukumar,et al.  Fabrication and electrical characterization of 3D vertical interconnects , 2006, 56th Electronic Components and Technology Conference 2006.

[4]  J. Knickerbocker,et al.  A CMOS-compatible process for fabricating electrical through-vias in silicon , 2006, 56th Electronic Components and Technology Conference 2006.

[5]  Reflowable ISM WLP , 2008, 2008 58th Electronic Components and Technology Conference.

[6]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[7]  T. Kurihara,et al.  A Silicon interposer BGA package with Cu-filled TSV and multi-layer Cu-plating interconnect , 2008, 2008 58th Electronic Components and Technology Conference.

[8]  H. Reichl,et al.  Through silicon via technology — processes and reliability for wafer-level 3D system integration , 2008, 2008 58th Electronic Components and Technology Conference.

[9]  K. Murayama,et al.  Development of silicon module with TSVs and global wiring (L/S=0.8/0.8µm) , 2009, 2009 59th Electronic Components and Technology Conference.