Brief Tutorial on HP Memristor-based Chua's Chaotic Oscillator

This paper analyzes an innovative chaotic circuit based on Chua's oscillator. It combines traditional realization of a non-linear resistor in Chua's chaotic oscillator with a promising memristive circuitry. This mixed implementation connects old research works that were focused on diodes with relatively new research papers that are, now, concentrated on memristors. As a result, a more reliable chaotic circuit with an HP memristor is obtained that could be used as a source of randomness. Dynamic behavior of the circuit is studied by obtaining FFT analysis, different chaotic attractors and Lyapunov exponent spectrum. The results show that the addition of a memristor enhances the chaotic behavior of the circuit while reducing the power consumption by 1.95%.

[1]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[2]  Bharathwaj Muthuswamy,et al.  Implementing Memristor Based Chaotic Circuits , 2010, Int. J. Bifurc. Chaos.

[3]  M. Drutarovsky,et al.  A Robust Chaos-Based True Random Number Generator Embedded in Reconfigurable Switched-Capacitor Hardware , 2007, 2007 17th International Conference Radioelektronika.

[4]  Alex Pappachen James.  Memristor and Memristive Neural Networks , 2018 .

[5]  Leon O. Chua,et al.  The Fourth Element , 2012, Proceedings of the IEEE.

[6]  Leon O. Chua,et al.  Memristor oscillators , 2008, Int. J. Bifurc. Chaos.

[7]  J. Alvin Connelly,et al.  A noise-based IC random number generator for applications in cryptography , 2000 .

[8]  Guangyi Wang,et al.  Design of PN sequence generator based on memristor oscillator , 2015, 2015 IEEE 16th International Conference on Communication Technology (ICCT).

[9]  Alex Pappachen James,et al.  Multi-level memristive memory with resistive networks , 2017, 2017 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia).

[10]  Alex Pappachen James,et al.  Discrete-level memristive circuits for HTM-based spatiotemporal data classification system , 2017, IET Cyper-Phys. Syst.: Theory & Appl..

[11]  Alex Pappachen James,et al.  Hierarchical Temporal Memory Features with Memristor Logic Circuits for Pattern Recognition , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Alex Pappachen James,et al.  Feature extraction without learning in an analog spatial pooler memristive-CMOS circuit design of hierarchical temporal memory , 2018, ArXiv.

[13]  L. Chua.  Memristor-The missing circuit element , 1971 .

[14]  Alex Pappachen James,et al.  Hierarchical Temporal Memory Using Memristor Networks: A Survey , 2018, IEEE Transactions on Emerging Topics in Computational Intelligence.

[15]  H. Iu,et al.  Memcapacitor model and its application in chaotic oscillator with memristor. , 2017, Chaos.

[16]  Alex Pappachen James,et al.  Neuron inspired data encoding memristive multi-level memory cell , 2018, ArXiv.