Realtime hardware architectures for 2n tree classifiers