Field-Configurable Test Structure Array (FC-TSA): Enabling Design for Monitor, Model, and Manufacturability

This paper describes a common framework of test chip design for logic technology development and routine process monitoring, referred to as a field-configurable test structure array (FC-TSA), which can accommodate and test various types of test structures including transistors, diodes, and resistors. To minimize the number of probe pads and maximize area utilization efficiency, a memory-addressing design scheme is implemented to select the device-under-test within the test chip. By adjusting channel width of transmission gates at the design stage, the input resistance of FC-TSA bit-cell can be parameterized and configured to satisfy the series resistance requirement of various test structures; moreover, the leakage current can be minimized with such a methodology to meet a 1-nA design specification. A 40 x 20 FC-TSA has been implemented by utilizing a state-of-the-art logic process to demonstrate design feasibility. The measurements of a set of transistor and process monitor test structures are reviewed and corresponding models discussed.

[1]  H. Masuda,et al.  Development of a large-scale TEG for evaluation and analysis of yield and variation , 2004, IEEE Transactions on Semiconductor Manufacturing.

[2]  J. Plusquellic,et al.  A test structure for characterizing local device mismatches , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[3]  R. Lefferts,et al.  An integrated test chip for the complete characterization and monitoring of a 0.25/spl mu/m CMOS technology that fits into five scribe line structures 150/spl mu/m by 5000/spl mu/m , 2003, International Conference on Microelectronic Test Structures, 2003..

[4]  N. Kasai,et al.  Evaluation of transistor property variations within chips on 300-mm wafers using a new MOSFET array test structure , 2004, IEEE Transactions on Semiconductor Manufacturing.

[5]  Sani R. Nassif,et al.  High Performance CMOS Variability in the 65nm Regime and Beyond , 2006, 2007 IEEE International Electron Devices Meeting.

[6]  S. Ohkawa,et al.  Analysis and characterization of device variations in an LSI chip using an integrated device matrix array , 2004 .

[7]  H. Ammo,et al.  A study of 90nm MOSFET subthreshold hump characteristics using newly developed MOSFET array test structure , 2005, Proceedings of the 2005 International Conference on Microelectronic Test Structures, 2005. ICMTS 2005..

[8]  M. Liang,et al.  A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications , 2002, Digest. International Electron Devices Meeting,.

[9]  Greg Yeric,et al.  Infrastructure for successful BEOL yield ramp, transfer to manufacturing, and DFM characterization at 65 nm and below , 2005, IEEE Design & Test of Computers.

[10]  B. Wagner,et al.  Process window and device variations evaluation using array-based characterization circuits , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[11]  Carlo Guardiani,et al.  Proactive design for manufacturing (DFM) for nanometer SoC designs , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[12]  Yutaka Ishibashi,et al.  Measurement of contact resistance distribution using a 4k contacts array , 1995, Proceedings International Conference on Microelectronic Test Structures.

[13]  U. Schaper,et al.  Parameter variation on chip-level , 2005, Proceedings of the 2005 International Conference on Microelectronic Test Structures, 2005. ICMTS 2005..

[14]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[15]  H. Sayah,et al.  Linewidth and step resistance distribution measurements using an addressable array , 1990, International Conference on Microelectronic Test Structures.

[16]  Andrew R. Brown,et al.  Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs , 2003 .

[17]  K.L. Young,et al.  Field-configurable test structure array (FC-TSA): enabling design for monitor, model and manufacturability , 2006, 2006 IEEE International Conference on Microelectronic Test Structures.

[18]  C.C. Chen,et al.  65nm CMOS high speed, general purpose and low power transistor technology for high volume foundry application , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[19]  S. Hsieh,et al.  Infrastructure development and integration of electrical-based dimensional process window checking , 2004, IEEE Transactions on Semiconductor Manufacturing.